
MIT/LCS/TR-188

SIMULATION OF PACKET COMMUNICATION ARCHITECTURE
COMPUTER SYSTEMS

Randal E. Bryant

This research was conducted under a graduate fellowship from the National Science Foundation. Additional funding was supplied by the National Science Foundation under grant DCR75-04060 and by the Advanced Research Projects Agency of the Department of Defense, monitored by the Office of Naval Research under contract no. NO0014-75-C-0661



SIMULATION OF PACKET COMMUNICATION ARCHITECTURE COMPUTER SYSTEMS

by

the control of the co

Randal Everitt Bryant

November, 1977

an light and the contract of the contract of the contract of the state of the state of the state of the contract of the contra

and the control of the compact of the control of th

The company of the control of the co

and the state of the second second

This research was conducted under a graduate fellowship from the National Science Foundation. Additional funding was supplied by the National Science Foundation under grant DCR75-04090, and by the Advanced Research Projects Agency of the Department of Peterse, munitored by the Office of Naval Research under contract no. NOO014-75-c-0661.

and the second of the contraction of the second of the sec

y da sylvani. K<mark>irin</mark>i ta<mark>ng beringti katikan</mark> kada di katikan da ka

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

LABORATORY FOR COMPUTER SCIENCE (formerly Project MAC)

CAMBRIDGE

MASSACHUSETTS

CONTRACTOR STREET GRADUITACTOR ARCHITECTURE

Rendel Everitt Beyont

es la cresa partida. La compartida de la

ADVIDACT

Simulations of computer queens have traditionally been performed on a single, sequential computer, even if the system to be simulated contains a number of components which execute executions. With this approach, each processor would be made as component of the system, hence the component simulations could principal executions. By completing the modularity and concurrency in the queens to be simulated, the simulation would itself be modular and concurrency.

An accurate elementation must make the time behavior of the system as well as its imput-output behavior. In order to swell real-time constraints on the processors and communication metwork in the elementation facility, the simulation of the thomas must map a time-independent algorithm. That is, the simulated behavior of each temperated decall and depend on the speed at which the simulation is maderned.

With this time independent agreest, altitlened coordination operations are required to provide the coordination can be adverted to the coordination can be adverted to the coordination of the constitution of the coordination and terminates. Furthermore a simulation which maps these quantities and termination against as provided without any contradiction of the coordination and termination against as provided which maps these quantities and termination against as provided to the contradiction which maps these quantities and termination against as provided to the contradiction of the coordination of th

THESIS SUPPLY AND A DESIGNATION OF THE PARTY AND SUPPLY DESIGNATION OF THE PARTY OF THE PARTY AND SUPPLY DESIGNATION OF THE PARTY AND SUPPLY DESIGNATION OF THE PARTY AND SUPPLY DESIGNATION OF THE PARTY AND SUPP

ologija i propinski p

This figure is based upon a thosis of the same title submitted to the Department of Bostoled Engineering and Gamputer Science, Massachusetts Institute of Technology on May 30, 1877 in partial fulfillment of the resultaneering for the Spines of Majors of Spines.

Acknowledgements

I would like to thank the members of the Computation Structures Group at the MIT Laboratory for Computer Science, especially Professor Jack B. Dennis and Ken Weng, for suggesting this area of research and for providing valuable feedback during the research and writing processor. I would thin like to thank the National Science Poundation for providing he with Philadella Support during my studies through their graduate fellowship pluging.

	n production and the second of	
		•
1.	Introduction Pathot Supposition Argintonians The Reed for Supplicion Regularments for Supplicion	. 5
	Methods of Shadis. Purpose of Thesis. Outline of Thesis.	14 18 20
2.	Introduction Module Operation Ghennel Operation Time Independent Simulation of a Module	
8.	Simulation of a System Introduction Coordination Algorithm Constructor	88 38 40 52
4.	Introduction	
5.	Improving the Milianey of the Simulation Modules which Congete Monatone Practices Strongthening the Calculation of the Minimum Output Time Conclusion	72
6.	Comeinsten Insights and Afterthoughts	83
Bi	bliegraphy	91
Ap	pendir 1. Corretness of the System Simulation	98
Ap	pendix 2. Correctness of the Termination Operations 1	D7

Was a superior of the second

The second secon

Chapter 1

Introduction

and property and the proof of the company of the co Computer Systems have traditionally been simulated on a single, sequential A PERSON OF THE WALL OF THE PROPERTY OF THE PR computer, even if the system to be simulated contains a number of components THE RESERVE AND A STATE OF THE PARTY OF THE which operate in parallel. One of the primary purposes of simulation languages, the transfer of principal design of the principal principal and the principal and th such as GPSS and Simeoript II [13], is to order the simulation of the events and cultural data, but there are in our control with the control of occuring in the different components in such a way that the simulation will the particular of the state of correctly model the operation of the system to be simulated. An alternative of order acceptation. The acceptance we offer and make the greaters also be a companied to the product of the companied to th approach would be to simulate parallel systems on a network of computers, such the end working of the minimum and the later where the state of the contract o as a network of microprocessors [2,14,21] or the Arpenet [15], where each artis Cross is perticular configura parts of squre makingle. Or cross of parts public course processor would simulate the operations of one compensat of the system. This ere la completa de l would allow the simulation to exploit the modularity and concurrency of the the second second second at the second secon system to be simulated and thereby itself achieve a high level of modularity The art of the control of the contro and concurrency. The simulation of packet communication architecture systems to the first training that the south the test of the south training to the south training to the [6] seems perticularly suited for this approach, since these systems are highly The second street from which produces are seen as a second street with the second modular - the components of the system operate independently and communicate ATTACHMENT OF THE with each other only by sending message peckets. Hence these systems can be simulated by a network of processes which communities by mostice passing.

Packet Communication Architecture

A pecket communication exchitecture system consists of a number of independent processor modules which communicate by sending packets of information to one another. A single program is implemented as a number of separate processes, such that each process runs on one of the notfuler, hence the

components of the program can be executed in parallel.

The modules in a packet communication exchitecture system can The first the second of the first of the second of the sec communicate only in a limited furtion. All communication with a module is in See a superior that the second of the second the form of puckets, except the initial state of the module, which can be given STATE OF THE PROPERTY OF SHAPE OF THE PROPERTY to the module in sompacket form. Thus, a module could be initialized with a (1995年) (1982年) - 1984年 (1984年) - 1984年 (1984年) - 1984年 (1984年) program and initial data. But theseefter it can receive information only in packets. Furthermore, a mobile our communicate with only a limited number Company of the first of the section of other modules. But module receives and sends out packets through its The state of the second was a second with the second of th input and output ports. A particular layes port to a module can receive packets only from a particular output part of some module, or from a particular source CONTRACTOR OF THE CONTRACTOR WAS TO SEEN AS THE CONTRACTOR OF THE outside the system, layer ports of the letter type are called system input ports, since they are the only mount for an external source to sund date to the system. A CONTRACT OF CAROLINA TOOLS OF STREET AND THE STREET AND THE STREET Similarly, from a particular output port of a module, puckets can be sent only n displace such a la company de la compa to a particular input port of some module or to a particular external destination. Output ports from which parkets are sent to external destinations are called · 医三种性性衰竭性 (1917) (1918年) 1918年 1 system output ports.

Packets are carried clong one-way data charmels from the output port of one module to the input part of another. These charmels cannot after the values of the packets, and they must preserve the asquestial ordering of the packets. Thus, a charmel can be viewed as a FIFO quote between two ports. The interconnections between modules cannot be changed dynamically.

·利尔·尼亚·克尔·尔尔·尼亚·尼亚·西亚·克莱斯·克尔·马斯克尔尔

The modules in a packet communication exchitecture system operate

autonomously. There is no central control in the system, and any monitoring of
the system operation must be pessive. That is, only an external observer is
allowed to monitor the modules or channels in the system, and the monitoring
is not vital to the system's correct operation. As a result of this autonimity, a
module can operate as soon as the necessary data peckets have arrived regardless
of the status of other modules in the system.

A packet communication architecture system is designed so no component etropoliji, primi ili koraci okupat gli tali popuje i fizirara i minali aliku kal of the system will be required to fulfill any timing constraints. Instead, the political participation of the control of the contr system must be designed to operate correctly regardless of the delay times or throughputs of the modules and channels. For example, one module cannot require another module to have a minimum response time. As a result, modules The state of the s must use asynchronous communication protocols, so that a module cannot send a ting the specific to the part of the transfer of the second to the secon data value to enother module which lacks sufficient buffer space. communication protocol, however, must be implemented as packets sent back and forth between two motthes for each data treasfer. Otherwise, an acknowledgement signal received from a module to which data has been sent would constitute a form of nonpecket input information.

As a consequence of this time-independent design, the speed of the system or any of its components is a performance issue and not a necessary requirement for correct operation. If one module or channel is particularly slow, it might slow down the entire system, but it will not cause any malfunctions.

Examples of packet communication exchitecture systems include the data

British Burner (1984) Artist (1984)

- 8 -

Advantages of Bullet (formation for the Auditorium Systems

The state of the s

Completed and the second of th

Carrie a system has been designed, we can by to quadratic its performance.

This transfers discontinue the matter and the same in the system which are

44000

consistently heavily loaded and hence form bottlenecks in the system. A bottleneck can be eliminated by redesigning the module or channel to operate faster or by splitting one module into several modules. Recense the system is designed to be speed independent, the speed of one module can be varied without causing maifunctions.


One further result of this modularity of design is that these systems can be proved correct much more easily than other computer systems. To prove the correctness of a packet communication architecture system, one can specify the required properties of each module, prove that each module satisfies these properties, and then prove that the system will operate correctly if all modules satisfy their requirements. In other words, the correctness of the system can be proved modularly. General methods of proving the correctness of packet communication architecture systems are currently being investigated by Ellis [10].

Examples of Packet Communication Architecture Modules

Three basic medule types: functional operators, switches, and arbiters illustrate some of the operations which can be performed by packet communication architecture modules. Examples of their operation are shown in Pigure 1.1. In the diagrams the lines represent the channels connected to the input and output ports of the modules, and the dots on these lines represent data packets being transmitted over the channels.

A functional operator computes several functions (one for each output port)

A. Functional Control of the second control




and property of the form of the property of the control of the con


ENGLIC CONTRACTOR OF THE PROPERTY OF THE SECOND OF THE CONTRACTOR OF THE CONTRACTOR

The confidence of the second second control of the second of the second of the control of the control of

randing the The Galleting with the Section of the Control of the C

S. Eritub





以下不是被基础的,不可以通过特殊的现在或数量的现在,也是18 1/2 2014。

Pignero 1.1 - Remarker of Counties for These Studies Modelle Types.

with input packets as arguments. It can fire as soon as one packet is received at each input port, meening that it absorbs these input packets, computes the output values, and sends one output packet from each output port. For example, the DIVIER medule of Figure 1.1s computes two functions: the quotient and the remainder of the input values.

A switch module provides a means of routing data to different modules in the system. It can fire as soon as a packet is received on its input port. In firing, it absorbs the input packet and then sends an identical output packet from one of several output ports, depending on the packet's value. In the example of Figure 1.1b, the output port selected depends on whether the packet value is positive, zero, or negative.

As a final example, the arbiter module serves to merge together the streams of output packets from several modules. It can fire as soon as a packet is received on either input port. In firing, it absorbs a packet from one of the input ports and sends an identical packet from its output port. If packets are received at two input ports simultaneously, the module will first fire, absorb one of these packets, and send it out. By the rules of operation, any packet which is not absorbed will remain at the input port. Hence, the module will fire a second time, absorb the remaining packet, and send this one out.

Other packet communication architecture modules can have behaviors which depend on other factors, such as past activities of the module, the arrival times of the input packets, and stochastic processes within the module. The

High reports the last report in the second of the second o

general rules of apareties for the mobiles will be discussed in Chapter 2.

The Need for Signilation

Once the functional behavior of all companies been born developed and proved correct, there are other legres to be settled helpes the gratem can be implemented. The implementation must most other regularments on the overall speed of operations of the total coat of the species. These, for These for a particular the participant of company or all mosts up that the state of the state of implementation, a designer will went to measure the purfermence of the system THE REPORT OF THE PROPERTY OF for different sets of input date. These measurements can include such factors as the overall apart of the quality, the lead on purtherles components, and the buffering regularments at the input parts. Goes manuscrements for a particular implementation have been made the designer will want to make measurements where such parameters as thoughout or folly time for posticular components have been puried, or modifications have been made to the original design. By this method, the designer can maximize the speed and mighates the cost of the system.

Optimum implementation, but also to compare the system to other system designs, or to compute quantum systems. While packet communication exchitecture systems are potentially very fast due to the high level of parallellers, a method of computers with traditional computer systems is desired.

Developing methematical methods of predicting the performance of

particular systems seems to be very difficult. One cannot simply count the number of instruction cycles required for a particular program with a particular set of input data. While the modules interact with each other in a very limited and well-defined way from a functionality viewpoint, the performance of a module can have very subtle effects on the performance of the overall system. For example, increasing the throughput of one module can cause another module to become a bottleneck in the system. Thus, a "modular" approach to performance enalysis will not work. Furthermore, the system designer wents to know more than just the average or worst care performance of some system. He wints to know the detailed pictornance measurements for each component of the system. This candiant of detailed hever be provided accurately by a mathematical malysis of particulation.

An accurate simulation of a system would provide the desired measurements for a particular set of input data. While it might be hard to judge the general performance of a system based on simulations for a few sets of input data, this approach seems to provide a great deal more information than analytic methods.

To evoid confusion between the system to be simulated and the system which performs the simulation, the friends will be unlike the school system, and the latter will be called the simulation system. Svel though the "actual" system might in fact only exist on paper, this seems like a reasonable way to distinguish the two. Purthermore, the modules and channels of the actual system will be called the actual modules and actual channels.

Requirements for the Simulation

To provide the type of manufacturants required to evaluate an implementation of a spacets, the simulation must accountly model all aspects of the system's operations. This includes modelling the detailed timing aspects of the system as well as the functional behavior. If only the functional aspects were modelled, the simulation would accounted model come implementation of the system, but most likely not the implementation we are interested in.

a la partir de la companya del companya del companya de la company

An accurate medaliting of the graten connect mix on any electrosis methods of simulation, unless the medicine themselves believe electrolly. For one thing, like analytic methods, methods of elsebertically medaling packet communication architecture quitous have not jut been developed. Thus, unless the system is affected by stechestic processes within the modules, a simulation of a system should provide all information about the activities of each module and the to be because in a real research for a given set of initial states (i.e. module programs and initial data), and a nderform de programme de la companyación de la companyación de la companyación de la companyación de la company particular sequence of input packets presented to each gretom input port. If the modules behave stochastically, the stochastic processes must be modelled, so that any random veriables will be chosen with the same probability in the simulation as they are in the actual system. A single simulation will only model the grategy activity for one choice of person periodics, but a number of simulations con give as the of the distribution of the gratem's performance.

Mothods of Elimination

One approach to the simulation of a packet communication architecture system is with a segmential computer system. With this approach, a single

大学 大学

form (M. p. v.t), where communication channel in the system. While this approach would be rather some module in the system, the simulation keeps a pecket descriptor of the slow, it is not difficult to implement. For every pecket on an input port of would simulate ğ ectivities of every module and

M = the module number

- p = the taput port number

 the value contained in the pecket
- ? = the time at which the parties arrived at the input port.

simulated without looking packets which would have been received by this module at firing the system for a given state of the time line, it can be certain that all input the time line. Each new packet descriptor conteins the module and input port It then simulates the firing of this module by removing the absorbed input the time line and decides which module in the system would fire the soonest. peckets arriving while it is firing, the eathe firing of the module can present on the time line. Since a module cannot be affected by new input able to fire. repeated for the new time line, and so on, until no module in the system and the time at which the input port would receive the packet. This process is number of the input port which receives the pecket, the value of this pecket, module, and then inserting new packet descriptors for each output packet into peckets from the time line, computing the output values and delay time for the which the descriptors are ordered by their time values. The simulation looks at packet descriptors are stored as a sequential list called a time line. As long as the simulation always simulates the estilect firing in at other modules in the system. Simulation

Mas, each or 1885 and Simerries II [12] was a section of this time line in


the time line. However, the Man State on Annahus S. St. Annuation can, in the THE WILL IN SECTION OF THE PARTY IN A SECTIO linear increase in the line requires to devide which module would fire earliest. determine whether dans's angleig, and or impaired quasitors, switches, or line to decide which module would fire extinct. Whereas it is not difficult to system is increased, the proportion of simulation time spent on overhead will The time spent to extincity simulate the activities of the modules, on the other THE REPORT OF THE PARTY OF THE langer for modules with more expenses behavior. Moreover, as the size of the system increased, there will be more modules to check, and more descriptors on WOTST Case, About 12 de les agress et les annous des Share Will be a linear which he real but the state of A large fraction of the simulation time will be spent looking at the time

Loung, et el [14], shown in Figure 1.2, in this facility spicrophrocessors serve system on a suppositor system constating of a number of interconnected simulation processes, such as the Parket Application Simulation Facility of Typical, several of the medicine in the graun. es simulation processors. Lach simulation processor simulates one or, for a large An alternative to simulation on a segmential computer is to simulate the The processors send packets to

化一角光度 養 医骨髓管 一条 医毒子氏异状素的 李 慧 医二人氏疗 医结节 化二

one another, just as the modules in the actual system would. The packets are sent over a communication network, which provides connections among all pairs of simulation processors. During a simulation, however, a processor would send packets to another processor only if the first is simulating a module which can send packets to a module being simulated by the second. The communication network is provided to allow the simulation of any system configuration. In addition, a book computer can food progress, lists the modules, initiate the simulation, and modifier its progress.

ar organical and the company of the company



This approach seems very natural, since the structure of the simulation is

the simulation procuseur can operate in parallel. Republic, the amount of overhead will not be too great, either, or that a large fraction of processor time can be spent simulating the activities of the modules.

Purpose of Thusbe

In this thanks, methods of dissoluting parties, companied appropriation application application application applications of distributed computer spotent, will be designed. The design goals for these absolutions methods include:

- 1.) Generality of Situational System: The simulation should not require a highly specialised computer system on which to perform the characteristic process, such as the Factor Architecture Simulation Facility [24], a network of mispersonnes [2,31], the Distributed Computing System [11,18], or order more traditional systems such as the Busseague Berto [18].
- 2.) Controllity of Simulation. The purious struck emption the security simulation of any pushed communication architecture system. A system designer should not be limited in the types of systems which he can simulate.
- 3). Simplicity of Settware. The programs for each simulation processes allock to resourcely single to write, and short enough to be enoughed by small processors such as siferoprocessors.
- 4). Accounties Efficiency: The simulation should make use of the potential parallelism in the simulation spatem. Furthermore, the sancount of enjagonationius between presumant to keep their efforts coordinated distall his parameter, shall.

One way to esting the first god estable he for the simulation Steels to here the

The same of the sa

processors should act autonomously, with no central control. This will simplify the computer system required to perform the simulation by removing the need · 李勒·维克斯特。 18 · 人名西马尔·马克· () · 数数 1 编数数 产量 6 经企业 18 · 马 for a highly specialized, high speed central controller. Of course, passive monitoring might be allowed to observe the simulation activities. Second, all 1. 人名伊克斯德 海绵 · 海绵 · 海绵 · 南州西北州市 communication between simulation processors should be in the form of packets. As a result, the processors will have a uniform form of input-output. Perhaps ggir of it care watering sw most importantly, the simulation will be time-independent. That is, the accuracy and correctness of the simulation will not depend on the speed of the simulation processors or the communication network. This will eliminate any real time constraints on the simulation hardware and software, which will greatly simplify the design. This will also enable the simulation to be performed on any computer system which supports communicating processes. lada ji katali ata 🙀 🚉 The simulation of each component of a system could be handled by a different process. Several of these processes could be assigned to see precessor, which could execute them without any time constraints.

While the simulation might be faster on a highly specialized simulation facility equipped with a high speed controller or processors designed for reel time applications, the amount of time and money required to construct such a facility would be justified only if a very large number of simulations were to be performed.

The problem then becomes developing simulation methods based on packet communication erchitecture principles, which will estisty the other three goals: generality, simplicity of software, and reasonable efficiency. One means of

the profession of the second section is

simplifying the task of softween design is to take a modular approach to the design of simulation programs. The simulation program for a module must not only simulate the activities of the module, it must also communicate with other Complete the Complete Complete the Complete Comp module programs to keep the simulation activities coordinated. Thus, the THE CARE SECTION AND A COMMERCIAL STREET, AND A SECTION OF THE SEC specifications for each simulation program will include not only specifications of NA CLAR SE SELECTION CONTRACTOR SECTION CONTRACTOR the module to be simulated, but also specifications of the coordination activities. The party of the management of the control of the c To keep the design medular, the coordination activities must be simple and inalikaski da izmatika ingalika ingalika ingalika ingalika ingalika ingalika ingalika ingalika ingalika ingali uniform enough to be easily and accurately specified. Moreover, these coordination activities must be both general and reasonably efficient. The major task of this thesis is to develop coordination methods which fulfill the requirements of simplicity, generality, and efficiency for a simulation which is Called the Second State of the Second Se itself a packet communication architecture system.

Outline of Thesis

In Chapter 2 methods of simulating the components of a pecket communication architecture gystem, i.e. the modules and communication channels, will be discussed. First, rules of operation for packet communication architecture modules will be presented. Then, methods of simulating both the functional and tissing aspects of the module will be developed. The emphasis will be on specifying what a correct simulation of a module would do, rather than on the more difficult problem of translating these requirements into actual programs. The pathless of producing programs which will escapsially simulate a module, based on region specification of the medials, is left as an area for further research.

S setterly these recent remarks. Finally, it will be present that any simulation and for the simulation programs of these modulat will be specified. Second, it the simulation. First, the important requiffments for the modules in the system This proof demonstrates the benefits of the modular spictuant to the design of In this chapter a proof will be described which shows that the simulation will incorporating the conditionion activities into the amulation processor programs. reach a deadlocked state. Buildes simulating the activities of the modules, the components, the simulation might not accurately model the system but instead are simply loaded with programs which simulate the activities of the system the simulation of entire systems. As will be seen, if the simulation processors which estimate the regularizate will accurately model the actual system. will be proved that the simulation and constitution methods of Chapters 8 and simulation proposeds must communicate with each other to keep their efforts coordinated. The main purpose of this chispier is to develop methods of ocurately model the actual system. The full proof is contained in Appendix 1. In Chapter 3 the ideas developed in Chapter 2 will be extended to allow

termination, the distriction might run indefinitely, even though no module Appendix 2. First, it is proved that these operations will not terminate the simulation too soon or in any other way interfere the correctness of the termination operations. The full proof is contained in modules in the system have consel activity will presented. Without this ectivities are being simulated. The last part of the shipter describes a proof of In Chapter 4 methods of terminating the coordination activities, once the with the simulation

and the state of t

operations. Hence, the requirements for the correctness of simulation proof will still apply. Then, it will be proved that the abundation will eventually terminate, if the author eventual terminate, if the author eventual terminate and the same discumstances.

, and the substitute of the property of the control of the control

In Chapter 5, the coordination methods of Chapter 3 will be further refined to impresse the efficiency of the simulation. The constitution methods of Chapter & any distinguit in by ways, single and antiques over all profesion. As a result, the annual of equilibrative information ground between processors is high, and the constraints of the quecessed estimates see he unaccessful restricted. In such cases the proviser program for a module can be modified slightly to take advantage at qualific proposing of the module. Two examples of such modifications on promotely. They such modifications will not increase the completely or spointerity of the simulation programs significantly but can greatly increase the afficiency of the simplified. Manavyr, these modifications will not ecuse the significan programs to violate, any of the requirements for the state of the s the approximate grant of Approache 1 to pupils . This further demonstrates the benefits of a motular approach to correctness people. the state of the s

Finally, Chapter & contains annihulance angestime for other applications, and angestime for other applications include planelation of other tenance of systems and applications of the coordination and termination modified by other forms of clients and termination modified by other forms of clients by the coordination and

By working within the concepts of packet communication architecture, this thesis develops simulation techniques which fulfill the four design goals:

THE WAR TO SHOULD BE SEEN TO BE SHOULD BE SHOU

1. 15 1

simplicity of hardware, generality, simplicity of software, and reasonable efficiency. Moreover, these techniques are provably correct. This is particularly comforting considering the subtle nature of parallel, asynchronous computations, which can often have unexpected decilocks, races, nontermination problems, or other malfunctions.

For any computation which is designed to be executed by a parallel, asynchronous system such as a pecket communication architecture system, a proof of correctness is essential. The traditional approach of implementing an initial version of a system and then debugging it will not work for computations which must be time-independent. Even if the computation is tested on a large number of test cases, one cannot be certain that it will be correct for all cases. A slight change in the timing of one part of the computation might lead to a deadlock, critical race, or other malfunction. Even in trying to prove the correctness, one can easily overlook some of the subtlettes of the computation. However, by carefully developing a formal mathematical description of the computation and then proving that a computation which fulfills this description will operate correctly, these subtlettes can be unasysted.

Chapter 2

literalisting the Gasperents of a

Friend Committeeton Architecture Cyclem

Introduction

more of the modules or communication channels in the extual system. This includes simulating the thinks distalle of the module as well as the module's data operations. If the simulation is to itself be a packet communication erelativesture system, there can be no thinks constraints on the simulation processors or on the communication links between processors. Hence, a method of simulating the thinks much be decaded, which is independent of the speed of simulation.

Medials Complies

Bullion multiple of simulating majories can be developed, the behavior which will be appreciated them madels must be prepared. In the interest of generality, these miles will be an assessmentallitive an passible. As a namely, some forms of behavior are allowed which are not quite in hanging width the philosophies of packet communication architecture design. However, as mentioned before, the designer of a system dessit not be restricted in the types of systems he can simulate. Purtherness, these alloweness do not cause any added difficulties for the simulates.

At any time, a metale is in one of two modes the weit mode or the firing

it absorbs some of the input peckets from its input ports, performs the other hand, is more like a door through which orthat yechets pass. can be a buffer which can held a sumber of publish describencedly. A packet remains at an input port until it is absorbed by the medule. An output port, on changes its internal state and reanters the west mode. In general, an imput port Once the necessary conditions for firing are met, the module fires, meaning that mode. While in the wait mode, the module cannot produce any output packets. computations, and some time later sends judicits from the subject ports. Then it

These decisions can depend on the following factors: packets and the times at which they are sent, and the new state of the module. packets to absorb, what computations to perform, the values of the output The module must make the following decisions: when to fire, which input

- 1.) The values of all packets of the input ports.
- 2.) The time of which such of the figure parties arrived.
- 3) The derivation of the second secon
- 4.) The Current state of the module
- 5.) Stochastic processes within the module.

packets which have atrived times the module entered the fiving mode. er, while a module is in the firing mode, it commot be affected by input

pecket arrives. While this does not fit in well with the philosophy of on time: the current time of the module, and the time at which each input These rules of operation allow for modules whose behavior depends heavily time-independent distant it will not come my puriously difficulties for the

with the second of the second

A gashed-congression contributes and transfer and the same for the same of the

- the second secon
 - 2.) The pulper of the gradule arrefund at such ingest part.
 - A She there is with a make topol problem and the second

Similarly, it produces only three types of entput information:

- named the form one of the firm and him by of the motive.
 - 2.) The values of the output puchots sent from each cutput port.
 - S.) The time of which each entput pushed is sent.

The output information produced by a medicia can dispose only on the input information and the standardis management within the module should produce the correct output information bendings the singular information. If the module opposite standards the singular information. If the module contains studiestic processes, then the singular information the correct output information has sent the input, information and one set of choices for the module object. First contains all information and the sent of choices for the module of the singular contains and the singular module are chosen with the same publishing the tile singular of they would be in the article.

rang Karang dan Panggaran salah salah Salah sebahagian bahan sebagian bibasan biranggaran salah salah Salah S

为文字:《中国·大学》(1965)(1965)(1964

Module History

The input and output information received and sent by a module while it is operating can be formally described in terms of histories. The history of a single port is a sequence of ordered pairs:

$$h = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), \dots$$

where x_j is the data value contained in the jth data packet arriving at or being sent from the port, and t_j is the time at which it is received or sent. Since packets are sent or received one at a time, we have $t_j > t_{j+1}$, for all $j \ge 1$. We also require $t_1 > 0$. This implies that no output port can produce a packet at time 0. This restriction is part of the finite delay restriction which will be discussed in Chapter 3. Furthermore, no input port can receive a packet-at time 0. Any packets present at an input port initially are considered part of the module's initial state, and not part of the input port's history.

While similar in idea, this definition of history differs from the definitions used by Petil [18] and Kahn [12] in their work with determinate systems. Their histories are sequences of data values only and contain no time values. Histories without time values were useful for them, since determinate systems have time-independent behavior. For simulation purposes, however, the simulation of the timing is as important as the simulation of the data operations. Moreover, the time values are part of the input and output information of the module. Hence, the time values are an important part of the history.

Since an infinite number of data packets could eventually pass through a

there must be some minimum separation time 8 between any two packets.

Hence, no more than 6/6 packets can pass through the part before time 4. This implies that a history must be a countable sequence.

医囊腺体积 网络拉克德斯克德斯克

The first the control of the state of the st

Mantheoly, the embed Michig wife and the Mouth weight york v₂, v₃, . . . , v_m is an motople v₃ v_m is an

the property of the supplied of the property of the second

Just as the libraries of the input ports to a module can be combined together, the laborator of the applicability parts (these laborator purios from laboratories pursue status (these laboratories modules in the system) can be excellent total applicator status (these laboratory).

the first the selection of the second of the second of the second

where the farmerly are the special input ports. Similarly, the histories of the system output parts some be souldtied into a spitch emipul distancy.

On the phograph . W. . 100 > 12 (17)

where equest one the system excest parts.

It will be usuful to define the relation "is an initial segment of" between two histories. Since a history by is a proper limital suggestion of a history by.

denoted h, c h, if

$$\mathbf{h}_1 = (\mathbf{x}_1, t_1), (\mathbf{x}_2, t_2), \dots, (\mathbf{x}_f t_f),$$

and either

$$h_2 = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), (t_{j+1}, t_{j+2}), \dots, (x_m, t_m),$$

or

$$h_2 = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), (t_{j+1}, t_{j+1}), \dots$$

Then hi is an initial segment of hi denoted hi E hi, if hi c hi or hi - hi.

These relations can be extended to module input and module output
histories as follows:

If

then HI E HI' if and only if:

The definitions for module entput, system input, and system output histories are similar. Similarly, we can define the solution cover module and system histories.

A final notation is to define the history up to some time ℓ . For a single port, $h(\ell)$ is a history, h', where h' contains all elements in h with time values $\leq \ell$. Hence $h(\ell) \subseteq h$. This idea can be extended to module histories, as well:

$$HI(t) = \langle hi_1(t), hi_2(t), \dots, hi_n(t) \rangle$$
.

Thus $HI(t) \subseteq HI = HI(\infty)$.

Using the action of histories, the operation of a packet communication architecture module can be stated precisely. If the module contains no stochastic processes, then the output history 10 and the final state S_{ρ} are functions of the input history 11 and the initial state S_{ρ} . For modules containing stochastic processes, 10 and S_{ρ} are functions of 11, S_{ρ} , and the values of the remiem variables.

Note that a module which computes a function over histories as they are defined here may not compute a function over the histories defined by Petil [18] and Eahn [12]. Since our histories include time values, modules such as arbiters and time clocks compute functions over these histories, whereas they are not functional over histories without time values.

THE STREET OF THE STREET

Channel Operation

In a packet consideration and the second of packets and an entered processes the content of packets. Packets will be received at the input port in the same order in which they sent from the output port. A channel's operations can be stated formally in terms of histories. If output port of or module N, is connected to input port 1, of module N, and a, has conput history


then i, will have an input history

$$\mathbf{M}_{i,p} = (x_1, t_1), (x_2, t_2), \dots, (x_j, t_j), \dots$$

Due to the order preservation, $t'_{j} > t'_{j-1}$. Furthermore, since values cannot be

received "before" they are sent, $t'_{j} \ge t_{j}$.

While a communication channel cannot change the values of data packets or their ordering, it can introduce a delay between the time at which they are sent and the time at which they are received. This delay must be simulated, since it will affect the input history of the module to which it is connected. The communication channel can be simulated by one of several means. First, we can simply ignore the delay and consider hi, - ho,. This would be appropriate in cases where the delay time of the channel is much smaller than the delay time of the modules. For example, if the modules are close together and directly wired to one another, the channel delay time will be very small. Second, we can simulate a module and the channels connected to its output ports as a single unit. Conceptually we can view this as extending the boundaries of a module if to include its output channels, as shown in Figure 2.1. The output ports of this extended module M are wired directly to the input ports of other modules. This solution is appropriate if the channels connected to a module operate independently of other channels in the system, such as channels which are implemented as FIFO buffer units. Finally, the most general approach would be to simulate the channels as if they were packet communication architecture modules. This approach would be required if the channels do not operate independently of one another. For example, if packets are sent from one module to another over a network, such as the ARPA network [15], the delay time could depend on the total number of packets being sent over the network. In this case we would simulate the ARPA network as a



Pigure 3:1 - Section that the Section of the Sectio

For the remaining of this thesis, it will be assumed that the system to be almost that the system to be almost that the system to be almost that the system to by another that the system of states of almost the same of the states of the same of th

Time Independent Simulation of a Module

The idea of a history leads quite asturally to a means of representing time in the simulation. The time at which a pathot is sent from an output port can be considered part of its value, rather than an implicit property. Thus, the value of a pathot is a pair (x,t), where x is its data value, and t is its time value. By explicitly providing this time information in each packet, a

simulation processor can simulate the operation of a module without any real-time constraints.

For example, suppose we wish to simulate a DIVIDE module as shown in Figure 2.2. If the simulation processor receives the packets, (x,18) and (y,28), on its input ports, then it will simulate the firing of the module at time 28, and, since the delay time of the module is 5, produce output packets $(x_{(mod\ y)},25)$ and (x/y,25). The simulation is not required to operate at a particular speed, since the actual time at which the output packets are sent during the simulation is not important.




Figure 2.2 - Example of Simulation Module Operation.

With this means of simulating the timing, the output of the simulation of a module is the entire output history of the actual module. This can be described formally by defining simulation histories. For any port in the simulation, the simulation history is the sequence of packets passing through the port:

where $\theta < t_1 < t_2 < \dots < t_j < \dots$. If the simulation correctly simulates a port, then he = θ , where θ is the history of the corresponding part in the actual system.

Simulation histories can be defined for modules, ten. The input simulation history of a medule is an a-topic

HEI - chai, haig..., hai, .

and the output simulation history is an astunic

180 - ."hsq

The system input simulation bistary \$1 and the system output simulation bistary \$6 are defined in a similar faction. Furthermore, the relations \$ and c are defined over simulation bistaries in the same measure as they are over actual bistaries.

The requirements for the accrest simulation of a module can be precisely defined in terms of histories for modules with non-atoplicativ behavior:

Suppose an astual module produces an output history HO and finishes in a final state S, when it is started in some initial state S, and prestons an input history HI... Then the simulation of this module must produce a simulation blottery HSO, such that HSO - HO, and H make that it S, which it is ableted in blate S, presented with a simulation blottery HSO... He must than more input peakate will be mested.

The requirement that the dissipation be notified when the last packet has been remarked to named to provent the simulation from hanging up, weiting for packets which will nover early. This will be discussed later in this chapter.

Libert Factor with the residence

Without any constraints on the times at which limut peckets arrive at the

input ports of the modules in the simulation, there is no guarantee that the relative orderings of packets on different input ports will be preserved. This can lead to a problem of premature firing, in which the firing of a module at some time time is simulated before all input packets with time \leq time \leq time arrived. For example, if an arbiter in the simulation receives a packet (x,18) on one input port, it might simulate the firing at time \leq time \leq time of \leq and (assuming it has a delay time of \leq) send the packet \leq time its output port. Suppose now, though, that a packet \leq is received on its other input port. The arbiter has fired prematurely and the simulation cannot proceed properly.

To prevent this problem of premitter fixing, the firing of a module at time time the must not be simulated until the entire input simulation history HSI(t/tre) has been received. The only way the simulation can know it has received had, (t/tre) on input port to if it receives a pathet with time value > t/tre on that input port. Thus if the simulation stores the time value of the most recently received peaket on each input port to denoted tidety, then the firing of a module at time t/tre one the simulated if t/tre s and (t/tax).

The simulation of a module proceeds as follows:

1.) Determine whether the module can fire at some time time $tfire \le \frac{n \ln n}{150 \text{ sin}}$ (tlast) based on the data and time values of those packets at the input parts with time values is the current white of the module S_{p} , and the outcome of simulations of any stochastic processes.

- 2.) If the module can fire, then simulate the firing of the module as follows:
 - a). Remove the proper input peckets from each input port.

Only packets with time value & tftre can be removed.

b). Calculate the cutput data values and the output times.
These calculations can depend only as input photious with time values a fire. Furthermore, all output times must be greater than fire.

- c). Sund the welfart publish from the gauges output ports.
- The second secon
- and the second s

The same of the sa Assuming the simulation will produce the proper output peckets each time the first party than a substitute of the standards of the same and the same of it simulates the firing of a module, the output of the simulation will always be an initial segment of the setrest blotter of the estent module, that is 1150 E Ho. However, due to the regularment that the state (state), it is possible stat the simulation of a mobile to hear up by weiting for sections which will never errive. Suppose, for exemple, that as arbitic is the simulation receives a packet (x, 10) on input port 3 but her resulved up public with time greater than 5 on input port 2. Then ties 5 5 6 flow 16, hours the charge the the matule cannot be simulated. If no many probable one out asserting an emput port E, the firing of the medule at time 18 will never be simulated, even though the AND COME OF HER COME OF THE PROPERTY OF THE SECOND COME. module is enabled. The simulation must be notified somehow, when the last pecket has been must to each input part, so that day remaining input packets Charleston of the Carlotte can be precount oursetty. With this notification the control of the simulation STORY OF STREET will be the output history of the estud module, in other woods HSO - HO.

The first the first part of the following the second state of the first the

Conclusion

By including the simulation time in each data packet, the operation of a module can be properly simulated without any real-time constraints. Although this requires each simulation processor to compute time values as well as data values, it enables us to simulate a wide variety of packet communication architecture systems with complete accuracy.


Binesiation of a System And the state of the

Introduction .

communication analytestance quateur wave distanced. It, it an alternate to simulate the entire quateur mater distanced. It, it an alternate to simulate the entire quateur, these module simulations were competed together, the simulation would must likely deciliarly. This deciliarly results when the modules in the simulation are westing for packets from each other, but none can be first until one of them produces more output packets. Unlike deciliarly which might occur in the actual system, which should be simulated, this form of deadlock, called hanging up, prevents the simulation from fully simulating the activities of the actual system.

For example, the simulation program for the arbiter in Figure 3.1 has received a packet with time 3 on input part 2, but nothing on input port 1. Hence that, - 8 < 1600 - 3, and the fixing of the arbiter cannot be simulated. However, no packet will over be received on the other input port until the adder module fixes, but this will not happen until the arbiter fixes. The simulation has long up. The actual system would not have deadlocked under these circumstances, though. The arbiter would have fixed and sent the packet (9) at time 5 to the adder, which would have fixed at time 18, and so on. The simulation has examt agention at an earlier time than the actual system would have. A pagest simulation would reach the processors is needed to

prevent the simulation from hanging up.



Pigure 3.1 - Simulation which has "lined Up."

In this chapter, a means of providing this coordination will be presented which preserves the principles of pecket communication architecture, including: autonomy of modules, communication by peckets, and time-independence. One further feature of this coordination method is that all accordination information is sent along the same paths as the data peckets are. There is no need for additional communication links between propagators.

For each module to be simulated, a simulation processor must perform two types of operations module activity simulation, and coordination. These operations together comprise the activities of a process called the simulation module. If the simulation is itself to be a packet communication architecture system, each simulation module must be a packet communication architecture module. This means that the simulation modules can be viewed as autonomous processes, even if several of these processes are executed by one simulation

with the self water to be with the top the first the self-

Processor.

Coordination Algorithm

The simulation hongs up when the simulation modules full to communicate their status to each other but instead visit peoplety for other simulation modules to take action. Instead, the simulation modules could send status information to each either in the form of their peoplet of the form (*), where * is a time value. These peoplets are sent along the normal communication links between simulation modules. When a simulation module sends a time packet (*) from an output port, this militability that his quicklish will time vicinity less than or equal to ** will be sent from this output part in the future.

At any point in the distribution that a mobile is in the wait mode, if there is no collect of given him a few Mary for which do indicate call fire, then the middle control positive has before or at this had: If the models has a nimetation delay then delay between thing and positiving the first contract packets, then the minimum which there is no positive in the positive of the first contract packets, then the minimum which there is no positive in the first contract.

tout - trun + delay

on or the state of the state of

ille e siletime foi

The simulation module connect produce more output data packets with time values less than or equal to loss, hance time packets (seet) can be sent from all output parts which have not absorby produced packets with time values greater than or equal to loss. Furthernore, if the fixing of a module at some time three is simulated, but no data packets are sent from an output part of them a time packet (effreedolos) can be cent from of above my future data packets from this

and the second of the second o

output port will have time values greater than tire + delay.

As long as all time and date peckets are sent from each output port of a tend atalyes simulation module with strictly increesing time values, and the communication ederan, et lere elikeri erikeri edilereter allanter allantet links between the simulation moduler preserve the enderthis of the packets, the THE STATE OF THE S value of tiest, for an imput port is still the last time value received on that input port, either as period a date puchet of and time shoket. No new packets Carrier with the manifestories can be received at an input port with time witness the than or equal to tlast, The second of th if the values of delay are greater than now for all simulation modules, then as a Le troit buttons and the same himsen result of these qualityties estivities the standards modules will send added the second to the second tendent increasingly larger time values to one another, until one of the simulation The second section with the tea modules is able to simulate the firing of its module thereby avoiding deedlocks.

AND TO BE SEEN AND TO SEE In the example shown in Figure 3.1. The simulation module for the arbiter who are trader a small to more has received a data packet with time velne 3 on input port 8 and has received nothing on input port 1. The arbiter cannot goodbly; fire before time twin min(tlast, tlast,) = min(8,3) = 8. Hence it cannot gualuos any output packets with time value less than or equal to thin + deley - \$+2 - 2. Therefore it can send a time pecket (2) to input port 1 of the edder's simulation module which in turn would update thest to 2. The edder cannot possibly fire before time twin - min(2,18) and therefore cannot produce any output data packets with Merically for each entrol poet. Romania de care o la constant time values less than or equal to min + deley - 242 - 4. Therefore a time and the second control of the second packet (4) can be sent back to the arbiter's simulation module which would then set tless, . A, and, since thre . 3 & ninthest, flest, - ninfle, 3), the firing of the arbiter module would be simulated.

The operation of a simulation module can be stated as follows:

- 1.) Each time a time or data packet is received on input port i_k , update tlast,
- 2.) Determine whether the module can be safely fired. That is, whether the conditions are sufficient for the module to fire at some time tire, where

tfire & Min (thest).

- a.) If the module can be safely fired, then simulate the operation of the module on those input packets with time values & tfire and produce the output data packets. For each output port o; from which data packets are sent, update the value of tlast-out;, which is the time value of the most recently sent output packet from o;. For each output port o; for which tlast-out; < tfire + delay, send a time packet (tfire + delay) from o; and update tlast-out;
- b.) If the module cannot be safely fired then compute tout, where

tout = tmin + delay,

and send a time packet (tout) from each output port o; for which tout > tlast-out;. Then update the value of tlast-out; for each of these output ports. The value of delay must be greater than zero but cannot be greater than the minimum time required for the module to produce an output packet after firing.

3.) Return to step 1.

These coordination operations are quite simple, especially since time packets are produced primarily when the simulation module is otherwise inactive. The simulation module must store the value of tlast_k for each input port, and tlast-out_k for each output port. However, no storage for time packets is required, since they are not needed once the values of tlast_k have been updated.

Furthermore, the simulation requires some means of determining when the system input ports have received their final data packets. For instance, in the

example shown in Figure 3.1, the firing of the arbiter at time 3 would be simulated and the peaket (9,5) would be sent to the adder's simulation module, as shown in Figure 3.2.

(x, 18) delay=2

Figure 3.3 - Martietica Requiring Pachate on Typical Input Ports.

The numbers alongside the input ports represent the values of tlast for the ports.

Company of the second of the s

Suppose that no more packets are received at input port 2 of the arbiter (this is a system input port.) Then the elder module will be eachied to fire at time titre - nex(5,18) = 18, but the simulation module cannot simulate this firing, since tlast₄ = 5 < titre = 18, Instead, a time packet with release win(5,18) + 2 will be sent to the arbiter's simulation module. This simulation module will compute tout = win(7,3) + 2 = 5, hence no time packet will be sent. Once again, the simulation has hung up. The simulation module for the arbiter is still expecting data packets on input port 2, but none will ever arrive. In order for a simulation to complete all operations up to some time titual time packets with value 2 titual must be sent to all system input ports after the last data packets have been sent. If we want to simulate the entire operation of the system,

greater than any other time value. This can lead to a nonterminating simulation in which the elementies modules here conding time packets to one eacther indefinitely, even though no modules will very be eachied to fire spain. A messe of terminating the elementation will be grantable in Chapter 4.

in our example, we want to complete all specifical with time < 18. If a time pecket (18) is sant to the arbiter's simulation module, it would compute tout - min(7,18) + 2 - 3 and sand this value to the arbiter. The adder still cannot be fired safely, but a time pecket with value sin(5,18) + 2 - 11 would be sent back to the arbiter's simulation module which in turn would send back a time pecket with value sin(11,16) + 2 - 12. Zimally, there = 18 < min(tlest_1, tlest_2) - min(12,18), and the firing of the adder at time 16 could be simulated.

With the solition of this pushes, the simulation histories contain more than just dell pushes. When comparing simulation bistories to actual histories, however, cash this diffe position are of invector. The function data to applied to simulation histories of finite position (finite-diffe their time values) contained in a simulation history. For integral, if

les - (c, 17, (87, fy, 30), (c, 35), (100),

then

deteths) = (x,1), (9,30), (z,35).

医静脉性 医三种抗原性神经 医多氏性皮肤病 海绵 化邻苯化二甲基二甲

The function date can be applied to module standards. Ristories and system simulation histories as well.

MANAGER STATE OF THE STATE OF T

Features of the Coordination Algorithm

This coordination algorithm preserves the philosophies of packet communication architecture design. All coordination information is passed between simulation modules in the form of time packets. There are no time constraints on the simulation modules, and the simulation modules can operate independently. Furthermore, the coordination operations for each module are very simple. Each simulation module performs identical coordination operations, which allows uniformity in the simulation progresss.


One further feature is that a similation hadre sinds time packets only to those elimitation modules to which it also smile data packets, and these time peckets are sent over the intend data paths. This not only those the number of injust and output ports be a simulation information with the data information. If, on the other hand, time packets were sent along some other citemmentation links, special measures would be required to prevent a time packet from arriving at an input port before a data packet having an earlier time value does. By sending time packets along the normal communication links, we use the first-in, first-out property of these links to ensure the proper sequencing of time and data packets.

Efficiency of Coordination

This coordination algorithm is rather inefficient in two respects. First, a large number of time packets must be sent to keep the simulation coordinated. In the example of Figures S.1 and S.2, a cital of queue time packets were

and and the saling of the first first and the second property of the first property of the saling of

guya majorikilah etiyo transmitted so that the splitter and the adder could each fire once. This causes April 1886 and the contract of the second both a delay in the simulation and a heavy look on the communication channels l Carlon Comment of the calculation of the calculat between simulation modules. For larger simulations, the number of time beirgede dieskipten statisies de die kontrol ein der beirg bei der beirgen Dieske ein packets would be everwhelming. Second, this method does not allow all and the first the control of the con possible concurrency in the simulation. For example, the two modules shown TOTAL TOTAL CONTROL OF THE STREET CONTROL CONTRACTOR CONTROL CONTROL OF THE CONTR in Figure 3.3 could potentially be simulated at the same time. The adder will not fire until time 18 and honce cannot produce a packet with time < 12. Compared to the configuration of the following the second of the second Therefore, the firing of the artitler at time 11 could be simulated at the same time as the fixing of the oblige. With the groudination election described, however, the simulation and de for the substance vends receive a time packet with value ain light 2 - 7 and hance the arbiter small not be simulated until after the edilor has took almoletel. This leak of concernancy congruentees The efficiency of the standation, since 4 comme the simulation, separated to



PRESENTED TO THE PROPERTY OF T

Figure 8.8 - Modular which can be Simulated Concurrently.

This inviticiancy would be potential more an guere made of the specific properties of the modules being simulated. With the coordination algorithm

described only two properties are assumed about the modules to be simulated: they will not produce any output peckets while in the wait mode, and for each module there is some minimum delay time delay between when it fires and when it produces the first output peckets. This, of course, makes the coordination procedures very simple, but it creates the two inefficiencies mentioned above. If, on the other hand, we make use of the fact that an ADD module cannot fire without first receiving data packets on both input ports, then for the example in Figure 3.1, the earliest possible time for it to produce an output pecket could be calculated as

tout = max(tlast , tlast) + 2

- mex(8,18) + 2 - 12.

The time pecket (12) could be sent to the arbiter's simulation module which would then fire the arbiter at time 3 and send the pecket (9,5) to the adder's simulation module. Furthermore, an ADD module can only absorb one data pecket at a time from each input port, hence the firing of the module at time 18 could be simulated even though that, = 5 < tfire = 18. By making use of these two particular properties of ADD modules, only one time pecket would be transmitted in the simulation, as opposed to the original seven.

Of course, there is a trade-off between the complexity of the coordination procedures within each simulation module, and the efficiency of the coordination. In the most extreme case, each simulation module could simulate the entire system internally to determine whether a particular module can be safely fired. This would certainly minimize the amount of coordination

information sent heleman simulation medules, but it would be overwhelmingly complex. In Chapter 5, several actinements to the proposed coordination method will be described. The acquired will be on refinements which do not increase the complexity much but do increase the afficiency significantly.

The control of the second of t

Correctness of the System Simulation

The combination of the module activity simulation and the coordination operations for each module will guarantee that when the simulation modules are interconnected, they will accussely smalel the activities of the actual system.

A proof of this is generated in Appendix 1 and will be described briefly here.

The proof applies only to makules whose output history and final state are functions of the inject history and mittal state. The module cannot contain any stochastic processes. Mossesse, for a particular set of choices of random variables, the suspect history and final state of a module will always be functions of its initial state and inject history, in which case the proof will apply. If the stationatic processes are similated in such a way that the random variables are change with the same probability as they would be in the actual system, the similated will mach a state in the actual

To formally describe the operations of the actual modules and the simulations of these matribes, six seguirements six specified; three for the actual modules and three for the simulations of these modules.

For the actual modules, the requirements are:

1.) Functionality of Output: The output history and final state of a

was as a Minimum to

and the second

module depends only on the initial state of the module and the input history.

- 2.) Monotonicity of Output: The output of a module at time t cannot be affected by input received after time t.
- 3.) Finite Delay: The entput of a module at time t cannot be affected by input received at time t. In other words, there must be a finite delay between the receipt of an input pecket and the production of an output pecket which depends on this input packet.

If a module estisfies all three of these inquirements, this the output history of the module up to and including time t is a function of the initial state and the input history up to but not including time t.

These three requirements for the modules to be standated are not very restrictive. The secondacity of output requirement himply implies that a module opened look into the future and profet what input will excise, nor can it retract or alter any analysis, suchets smoothay have been sent out. The finite delay requirement states that a module cannot react instantaneously to an input pecket. This is type for any physically residuable suchile. The functionality of output requirement implies that the module cannot reach any imput information other than the initial state and peckets exciting at the input ports. Furthermore, the module cannot contein any significantly processes, unless we consider the operation of the module for a particular photos of gendent granders granders.

For the simulation of each module the requirements are:

1. Correct Modele Simulation: The simulation of a module must produce the same data packets with the same time yellow yellow as the actual module would for the same input conditions. That is, suppose the simulation of a module produces a signalation history 1900; when it starts in initial state S_g and receives an input simulation history HSI where all of the data and time positute activing at each input part hour sinisting increasing time

the former of the first the first the first the first of the first the first of the

values. Let

tfinal = win (tlast)

ofter the imput simplicities this limit the band in the injust ports of the simplicities make an arrival. Then

detell(00/grad) . (Digfaul).

the first of the state of the s

where HC is the output histograph the point quotient when it starts in the same initial state S₀ and receives the input history HI - deta(HSI). Purthermore, Mr Shadow to full high Constant teleties medials receive time packets with value o), then the final state S₀ of the simulation of the module with he the same as the final state S₀ of the simulation of the

- 2.) Correct Ordering of Catput: Packtonic If their packton approving of each input port of a module in the electronic have strictly increasing time values, then the output purious sent from each output port of the module in the structure will increasing their values.
- 5.) Correct: Countination: Man simulation madels receives an Angut simulation history RSI then if often win (timet,), eventually a time or data spitched septch where setting present the spitch setting persons the spitch setting persons the spitched setting of the simulation metals, unless often w, in which care time persons solder salies because the corresponding actual module over terminates.

The first stop in the concentrate point is to short that the simulation and coordination operations which have been developed will right the "three requirements for the standards modeler. The first proved that for any simulation in which the agency model the actual system. This is stated in the following theorem:

THE RESERVED TO SERVED THE PROPERTY OF THE PRO

The state of the second section of the state of the state

tere Suggiore de Mandalada (no Chief and Chief

dily The metallishe to the standard satisfy the monthlisty of output, finite delay, and functionality of output regularizate.

- 2.) The simulation of each module satisfies the correct module simulation, correct coordination assurements.
- 3.) All communication links between simulation modules operate properly, so that if input port it is connected to output port in then half hao.
- 4.) The simulation receives a system three littles history SI, and the sequence of time values received at each system input port is strictly increasing.

Let

after the system input minutation history SI has been received, where ig.ip.....ig are the system input ports. Then the simulation module for any module if six the system will produce a minute output distribute in history 1150, such that

dete(HSO,(Ifinal)) = HO,(Ifinal),

where HO, would be the output history of the corresponding module in the actual system under the full went continue.

1.) All modules in the actual system are started in the name initial state as the corresponding simulation modules.

2.) The actual system receives the system input history I where I - details?

Furthermore, if $ifinal - \omega$, the final state of each simulation module which terminates will equal the final state of the corresponding module in the actual system.

trans after the state of the state of the second

The second of the second of the second of the second

The theorem is proved by induction on the sequence of time values

where $t_a = 8$, and

and each time value t_l , l > 8, is contained in some actual or simulation history for the system. That is, t_l is contained in one of the following histories: I, the system input history to the actual system, $H0_l$, the output history of some

module H_J, SI, the green input simulation history, or HSO_J, the output simulation history of some module H_J.

The induction hypothesis is as follows: For early $e_1, e_2, \dots, e_\ell, \dots$ such that $e_1 \leq e_1, e_2, \dots$

- a.) data(HSO₁(t_1)) = HO₁(t_1), for all modules M_j, and
- b.) Either (; = 00, or for my output port o,:

a markety party of the the sages

In other words, not only will the circulation annually model the sixual system up to and including time t₁, but in addition the coordination operations will cause each similation module waiting to and packets with time values greater than t₁ from all of its output ports. Thus, the simulation cannot have up due to a simulation module waiting for an input people with time value s t₁, as long as t₁ ≤ tfinal. Therefore, by induction, the simulation will accurately model the actual system up through time (final,

Conclusion

By incorporating some relatively simple operation operations in the simulation model the actual system, while preserving the preparties of a packet communication architecture system. As a result, however, the simulation might fail to terminate even if the actual system terminates, and the simulation will be rather inefficient. These two difficulties will be dealt with in the next two chapters.

一点,我们就是一点,这是我们的特殊的特殊的特别,我们就是我们**就是我们的,我们就是我们**的人,我们就是我们的人,我们就会

TO THE SECOND SECOND STATES OF THE SECOND SE

CHECK WAS THE WITH A PRINCIPLE WAS

Chapter 4

Termination of the Simulation

Introduction


Due to the decentralized and time-independent nature of the simulation and coordination operations, there are conditions for which the actual system will eventually cease all operation, but the simulation will continue indefinitely. The simulation modules can keep sending time michels with increasingly larger time values to each other long after all module activity simulations have been TO MORE TO DO SO BETTER BUSINESS TO THE TOTAL PORT OF THE completed. ELLO DESENTAR DE COMO DE LA COMO EL COMO DEL COMO DE CONTROL DE CONTROL DE COMO DE COMO DE COMO DE COMO DE COM

The first of the second regard of the second se

For example, in system of Rights 4.1 the system legest port (input port 2 of the arction) has received a time pecket with value on and the simulation module for the switch has produced a data packet (x, 97). As can clearly be seen, all data operations by modules in the system have been completed. The simulation; however, will keep going. The arbiter will send a time pecket with value wintigs, wi-1 - 181 to the reactional operator. This operator will send a time pecket with value 181-2 - 183 to the switch, which will send a time pecket with vitte 183-1 - 184 to the next speciator. This operator, in turn, will send a time pecket with value 184-3 - 187 to the arbiter. Then the arbiter's simulation module will start this cycle over essin, even though nothing is really being simulated.

In this chapter, termination operations which can be incorporated in the device the best of the device of the building consider the best of the building of the buildin

The court for the second their section of the section and their place of the court and the contract of



aumbers Por H of that for the input

د و

programs. No special hardware is regularly for termination, only similars to the pinyulation information communication that the tisation oper the Papar THE REAL PROPERTY. 1 To 741 From the Investor, in Assessment & Section 2. eventually terralisms if the pright system does, while A reports, as with the complimation, all contirol personal data the personal data paths. the principles of pecket the state of the state of the

no modules have sufficient data packets to fire, and there are no data packets in point where completed When modules the in collection with the state of H ş att deta openintate and one to exply hearing once it seaches a I CHANGE OF THE STREET **9**: Z The simulation E simulation The state of the s 8

transit between the simulation modules. This omniscient observer, however, would not be in keeping with the philosophies of packet communication architecture design. For our simulation, the simulation modules must send control infermation to each other to determine whether the termination conditions are satisfied. Furthermore, these termination operations must be time-independent.

Most of the standard methods of determining whether a system is active, such as time-outs, or waiting for a maximum count on the number of time packets will not work for this simulation. There are, however, special features of pecket communication architecture modules which can be taken advantage of.

The first for the first to all the low solds with a figure of the low

Connectivity Classes

A module M_2 can only receive input information in the form of packets arriving at its input ports. Hence if there is no path from module M_1 to M_2 , then the activities of M_1 cannot affect those of M_2 . To make use of this idea, the meaning of path must be defined more formally. First, a module M_1 "is connected to" a module M_2 denoted $M_1 \rightarrow M_2$, if an output port of module M_1 is connected to an input port of M_2 . There is a path from a module M_1 to a module M_2 , denoted $M_1 \rightarrow M_2$, if there exists a sequence

$$\mathbf{H}_1, \mathbf{H}_q, \mathbf{H}_b, \dots, \mathbf{H}_p, \mathbf{H}_2,$$

such that

$$\mathbf{H}_1 \to \mathbf{H}_2 \to \mathbf{H}_3 \to \dots \to \mathbf{H}_2 \to \mathbf{H}_2.$$

All communication with a module is in the form of data packets travelling along data channels. Hence if there is no gath from H₁ to H₂, then there is no

that it is also have still but that the party will be to the


way for By to read information to By either through or indirectly.

The difficulties in terminating the simulation asign evhen the system contains exclusive absolute associated with the space of the system of Figure 4.1 has a space GI \rightarrow Fi strong vertical the system of Figure 4.1 has a space GI \rightarrow Fi strong vertical to the system of Figure 5.1 has a space GI \rightarrow Fi strong vertical to the system of Figure 5.1 has a space GI \rightarrow Fi strong vertical to the system of the sy

No of the seal the or My.

An example of a system divided tate the commentivity chance is shown in Figure 4.2.

The relative of our to attended to confictively chiese. C. - C. & and



THE BUILDING THE PROPERTY OF T

Pigure 4.3 - System Divided into Connectivity Classes.

only if $H_i \to H_j$ for annex $H_i \in G_j$. In fact if $H_i \to H_j$ for any $H_i \in G_i$. If $f \in G_j$, then $G_i \to G_j$, or also they would not be expanse equivalence closes. Thus, if $G_i \to G_j$, then the modules in G_i are not altered in any oney by the modules $f \in G_j$. We open terminate the modules in G_i are not altered in any oney by the modules $f \in G_j$.

Using the properties of sensestivity classes, the conditions for terminating a connectivity class C_j and be sixted. When all of these conditions we satisfied, the simulation modules in the class one satisfied.

- 14.) All apotent input parts related one input parts to madules in C, have received time perhaps with William 4.
- 1h.) All elegant Co much that Co Co have been topunty-stud.
- 2.) He madule M, e C, has sufficient date pastiets in fibe.
- 3.) Mone of the channels connected to input popts of the simulation medicine to C, quality data postule.

If there were even many of deficting when a summerivity class could be terminated, then all simulation modules in the class would send out time peakets (as) from all of their cusput pure. In this case, securishing modificate (a.) and (b.) would be identical, from a consecutative short page of view. That is, an imput part is to a module if, a G, module pastes from one of three courses a source assumed to the spittal, a social if, a G, where C, is C, or a module if, a G, where C, is the flest case, is in a quitar input part and homes would receive a time pastest with value or. In the second case, the input part is would receive a time pastest with value or once the spaneotivity class G, has been terminated. Cambidges (a.) and (b.) and they are therefore to restrict on

1.) Time packets with value ω have been received on all those input ports of other modules in the class.

No special communication other than time peckets is needed between connectivity classes or with the external world for termination. All that is needed to terminate the simulation of a system is some means of detecting when the modules is each class our by terminated.

Mark of August Wildelmanner in all

If a class C, contains only a single module N, then this module either is not contained in any cycle in the system, i.e. N, A N, or it is part of a self-loop, in which there is a channel connecting an output port of the module to an input port of the module, so that N, AN, In the first case, the normal coordination operations of the simulation module are sufficient for termination. Since no input ports to the module are connected to output ports of modules in the class, time packets with value or will eventually be received on all input ports of the module. The firing of the module at any time s or will then be simulated. Then, since test - or, time packets (or) will be sent from all output ports, and the simulation processor can terminate the simulation of this module. Thus, no special termination procedures are required for modules which are not part of a cycle in the system.

For modules which are part of a self-loop and for connectivity classes with more than one module, however, the normal confidention operations are not sufficient for terminating the module distribution. For example, the modules in Figure 4.1 are all in the same connectivity class and therefore would not terminate. These input parts which are consisted to output parts of

nodular in the offer and prime make the first prime or without

Termination Algorithm for Conventyty Classer Containing 公司の機関のの名 されば Bioの名の

a de

100 mm

the coordination designs the transfer tendents quantized as not identical for each is no need to detail the state of the state Ħ the size of descriptions, the state of the state of the state of class. The saw of the large graph of H, which marries produce the modules to cathet here we consider to other task the transmission of other modules in the College Superation Construction of the property of the system. Chally, for each product in the circu up was dringston, which layer and To delical Carts and delical control of the state of the The state of the s module in a commentator class C, will now and of headership, and the first the first the standard policy and the the extended to the stand entered parts of the modules. - Author be given. Unities There 116

The termination operations for the simulation module of the termination control module T are as follows:

- 1.) Perform normal simulation and coordination activities until every input port which is not in from_class_T has received a time packet with value ∞ .
- 2.) When there is no way for the module to fire without receiving more data packets, send test packets (test.+) from all output ports in to_class_T.
- 3.) Wait until K test packets have been received on the input ports, where

$$K = 1 + \sum_{i \in C_j} (|to_class_i| - 1).$$

In this equation, $|to_class_{\xi}|$, is the number of output ports of module M_{ξ} which are connected to input ports of other modules in the class.

- 4.) If any data or time packets are received while waiting for the test packets, continue with the simulation and coordination operations for the module.
- 5.) Determine the validity of the test as follows:
 - a.) If all K test packets have value test.+, and no data packets were received while waiting for the test packets, then send time packets (∞) from all output ports of the module.
 - b.) If at least one of the returning test packets has value test.— or a data packet was received while waiting for the test packets, then send packets (reset) from all output ports in to_class, wait for K (reset) packets to return, and go to step 1.
- 6.) Once time packets (∞) have been received on all input ports of the simulation module, terminate the simulation of the module.

For every other module M_j in the class, the termination operations for the simulation module are as follows:

1.) Perform normal simulation and coordination operations until a

to principal the confidence of the confidence of

test pushed to resulted an event imput part.

manda Witter

2.) Where the first out pushed is reasonal, continue simulating the mediate small off, from pushed pushed appropriate in (from sizes) have reasonable places with reliance, and the characterists present at the topol parts are not sufficient, finglifugations in five. Then, if the topol pushed has reliant tools, and no date posted have been reasonable posted for reliant graduate and products from the content of the posted parts of the first posted from the content of the posted parts of the first posted from the content of the posted parts of the first posted from the content parts in to date, and the first posted from all content parts in to date, and the first posted from all contents parts in to date, and the posted for the first posted from all contents parts in to date, and the first parts in the f

Solviette the smulate standards any monestimeter data packets, then continue the standards and condinue appetions before.

- 4.) Any time marker test, pipliet arrives, if the pecket has value test.+, and are date pushed have been resolved alone the previous test analysis, partial on the signal countries.

 Output:

 O
- C.) When the first (report) pushed to resolved on an input port, which is presented by the class of the class
- C) When a the puriod led to prosped on eary input port in from the puriod of the prospect on early input port in the puriod of t
- 7.) Come these pusheds with value of first burn received on all super pushes to the module, temperature for planetation of the module.

Design the section of a test which will be set with the section of the section of

LANCE SERVICE SERVICE SERVICES

port. Hence, a total of K test packets will be created. The values of these test packets will be test. and if no form of data activity is found anywhere in the class. Because of the way in which the signal output ports are chosen, all K test packets will be funneled back to T which can then check the test results.

Peatures of the Termination Operations

This termination algorithm. In particular, the similation modules still fulfill the coordination algorithm. In particular, the similation modules still fulfill the requirements for a packet communication architecture system. Although one module in each class is denoted as a termination control module, its only function is to initiate and collect information about each test. This module has no ability to monitor other modules or exercise any active control. Hence, the simulation modules are still autonomous. Furthermore, all communication is by packets, and the operations do not depend on any timing restrictions.

As with the coordination algorithm, all termination control information is sent over the normal data channels. This avoids the problem of monitoring the communication links between simulation modules. Instead, the first-in, first-out property of these links ensures that no data packets will be overlooked while they are travelling between simulation modules. No special hardware is required for termination operations, only additions to the sinulation modules.

One undesirable feature of these termination operations is their dependence on the overall structure of the system to be simulated. Whereas the simulation

THE CONTRACTOR OF THE PROPERTY OF THE PROPERTY

を 100mm 1 Statement of the statem the state of the first first of many of the · 医二氏 经过多

7

The state of the beautiful to the state of t

Language Control of the Control of t

(es) on all input pasts which are not in from they. Bossons, all & returning The state of the s THE PARTY OF THE P The state of the s bedered to hear the sensities of tens indicated accounting them. The first tens The state of the s ğ class, and all modules at some time have ceased data operations. Thus the second test cannot be initiated until the first termination requirement for the class is satisfied. Each successive test cannot be initiated until the previous one has completed. This not only simplifies the termination operations, it limits the frequency with which tests can be initiated.

Correctness of the Termination Operations

The addition of the termination operations to the simulation modules will not interfere with the simulation of the system, but they will cause the simulation to terminate if the actual system does. This is stated in the following theorem.

Theorem &. Correctness of Termination

a.) Suppose a simulation is performed in which the modules to be simulated obey the three requirements: functionality of output, monotonicity of output, and finite delay, and the simulation and conditioning operation, correct ordering module obey the three requirements correct medile simulation, correct ordering of output packets, and correct everdinately and furthermore the condition operations of a simulation module cannot cause time packets (w) to be sent out by the simulation module unless.

Then the addition of termination operations to the simulation modules as described in Chapter 3 will not cause any of these requirements to be violated.

b.) If the actual system over reaches a state in which no modules in the system will over exter the firing mode unless more particle are received on the system input ports, then every simulation module in the simulation of this system will eventually preduce time particle with value ω of all output ports, if all system input ports in the simulation receive time packets with value ω .

The proof of this theorem is included in Appendix 2 and will be described here briefly. The termination operations for different connectivity classes, are

THE REPORT OF THE WAY IN

THE COUNTY PROPERTY OF A COMPANY OF THE COMPANY OF THE COMPANY separate, hence we need only yeave that the eperations are correct for each The state of the s class. Moreover, show the termination operations are designed not to interfere with the normal simulation and coordination operations, the only possible adverse effect of the termination operations is to terminate the simulation too Self-state and the self-state of the self-state soon. Thus, proving the first part of the theorem involves proving that the simulation modules in a class will not template until a took of the class succeds, and that a test will around unit if the tentileties whilities for the class are actisfied. In other weeks, if the bisumbetted outtrol module 7 sends out (test.+) pachets, then all-K-seturning but pichets will have value tost.+ only if the termination conditions are satisfied. Proving that a test of a class will not everlesh some simulation module which is not yet ready to terminate TO STATE OF THE ST constitutes the most difficult part of the entire proof of ecceptance.

To prove the second part of the theorem it must direct be shown that a The Marit of the Archest and Archest of the Control test of the class and a subsequent test will eventually be considered, unless the and the state of the state of the second of termination conditions for the class are never satisfied. In other words, any HOLDER OF THE PROPERTY OF THE time the termination control module sends get test or some pechets, it will A CONTRACTOR OF MARCHINES TO SEE THE TANK THE PROPERTY OF THE eventually receive K test or reset packets, unless some simulation module M. never receives a time pephet (es) on appet port which is not in gieve mai l'était l'une. from closs, or some actual module game indultability. Thus, once the termination conditions for the class are satisfied, any previous test or reset operations will be completed, and a new test will be initiated. Parthermore, property of property to be the first of the thing of the result operations must exum all medules in the clear to receive at least one national in the public of the contract of the (recet) puthet below the new test perhets are received. Zincity, it must be

One the second of the second o

shown that a test will suceed, once the termination conditions are satisfied.

Conclusion

The relatively simple coordination operations of Chapter 3, which are designed to keep the simulation from deadlocking, created a much more difficult problem of terminating the simulation. The solution of this problem requires both compromising the modularity of design of the simulation modules to some degree and also adding termination operations which are more complex than the original coordination operations. This lack of modularity and greater complexity makes the correctness of the termination operations more difficult to prove than the correctness of the simulation and coordination operations.

However, the termination operations do satisfy the design goals for the simulation. The simulation remains a packet communication architecture system in which all communication is in the form of packets, the simulation modules are autonomous, and the design is time-independent. Furthermore, while the termination operations are more complex than the coordination operations, their implementation should not be particularly difficult, and they are efficient emough to have little effect on the speed of the simulation.

Improving the Miliniany of the Simulation

Introduction

The conditional appoints of a destinated modelle some likely the follow. This leads to a simulation which sequence a great had of conditions likely the follow. This leads to a simulation which sequence a great had of conditions information to be percent between destination models.

Any modification to the coordination methods must preserve their desirable properties. The coordination of material should be simple enough to be easily incorporated in the standard program for a material. The simulation should still be a partial constitution additional additional additional desirable and the moduler of the constitution of the

In this chapter, two methods which can increase the efficiency under some conditions will be presented. These two particular medifications were chosen, because they are easy to implement and apply to many packet communication exchitecture systems. It will be shown that with either of these two modifications, the Capteriness of Simulation Theorem, described in Chapter 3,

will still apply.

Modules which Compute Monotone Functions

Many of the packet communication architecture modules which have been designed to date compute monotone functions over their histories. That is, if the module produces an output history HO_1 when given the input history HI_1 , and an output history HO_2 when started in the same initial state and presented with an input history HI_2 , where

HI, ⊑ HI₂,

then

Modules which compute monotone functions over their histories are characterized by the property that the decision about which input packets are absorbed from each input port and used in a particular firing is independent of the arrival times of any input packets.

In particular, any determinate module computes a monotone function, where a determinate module [12,18] is a module for which the sequences of output packets sent from the output ports depend only on the sequences of input packets arriving at the input ports, and not on their arrival times. For example, the functional operator and switch modules of Chapter 1 are determinate modules.

One would expect many packet communication architecture modules to be determinate, since they embody the ultimate form of time-independent operation.

For example, all of the data flow actors of Dennis [5] have determinate behavior, so by the Change Shoungs of Interminate Approximate of Ratif [16] any module public implements a data flow granters, magnet, he determinate. One important module public data and communicate accordage, deposites, caps histories and therefore in and deposite the artifles and deposite in which packets are absented and subgroupelly and out deposits on the solution agriculture of the packets are absented and subgroupelly and out deposits on the solution agricultures of the packets an each imput part.

Other metales are manufacturated, but to compute a monotone function over histories. For example, a quatum clark module which, when it receives a packet of the form frequent final, made out a packet containing the time of which the request peaket excited, computes a monotone function over histories, but its output values depend on the times of which the input values were received.

THE STAND COUNTY TO SEE SEASON WITH SECURITION OF SECURITION

Simulation of Medules which Compute Menotone Panetions

If a module computer a monatone function, then it can be safely fired in the simulation as soon as the monaton special position have arrived at the input ports. These is no ment to make once that the simulation module can not say of the input date position, and not just those with these values from the sagest to say of the input date position, and not just those with these values from them are equal to say the sagest to say the sagest to say the sagest the sagest to say the say the sagest to say the sagest to say the sagest to say the say thad the say the sa

For example, if the simulation module for an ASO module has received a packet (x,18) on input port 1, and a packet (y,20) on input port 2, then there is no need to wait until a packet with time 2 28 has been received on input

port 1. Insteed, the firing of the module at time 28 can be simulated right away, since any data pecket received on input port 1 would not affect this firing.

As long as this revised firing tule does not thuse any of the three regularisments for the simulating module to be vicined correct module simulation. correct ordering of output packets, and correct coordination, the Correctness of Simpletion Thereon presented in Appendix 1 will still hold. To show that this modification will not violate the correct module simulation requirement, suppose at some time a simulation module for a module which computes a monotone function has received an input history HSI', where HSI' E HSI, the input simulation history which will ultimetely be received. Then if all possible the state of the first of the total and the state of the firings of the module on the data packets are simulated, and an output 一点数据的意义。 医医疗证证 网络一种海外的第三人称单数 simulation history HSO is produced, the effect of these activities will be to simulate the operation of the actual module as if it had received an input The second second history HI', where

is a standard for the second of the second o

Werknow that will see to be the fact that he was the control of th

where HI - data (HSI). Estate; state the module computes a monotone function,

where HO' is the actual module's output likely in Mayonie to HI', and HO is the actual module's response to HI, when district in the state initial state. In simulating the actual module's operations on the history HI', a simulation

8 3 July 2010

and the second of the second

there was since to eat to since the site of the set of

Contract the Contract of the C

The revised firthy ratio will not come the metale to five prematurely. Thus, the flight mystermany, emercial probability, plantation, aptile, again has violated.

Partheogram, this problem, will not grantation that probability and considering them.

Deckets. These the cities two equals applicate this belief the religious and cries.

Of output policies and request appelled a line of partheology.

This modification will be considered the considered the consideration of the circulation of the circulation of the circulation for a consideration of the circulation of circulation of the circulation of

Strongthoning the Calculation of the Minimum Output Time
in the condinates eigenthus of Chapter 3, but, the calculate possible time
at which the simulation could appropriate data packet, is described as

r de gregoria de la companya del companya de la companya del companya de la companya del la companya de la comp

where thist, is the time rates of the high point sended on input part is. In other weath, it allows appropriately the fitting the fitting of an angular points and an angular appropriate an angular appropriate an appropriate and appropriat

module for an ADD module has not received any data packets, and $tlast_1 = 100$, and $tlast_2 = 18$, then the firing of the module for any time less than or equal to 100 will never be simulated, even if a packet with time value 11 is received on input port 2. The coordination operations are overly cautious. They assume only something which is true for any module - if there are not sufficient packets for the module to fire, then the module cannot fire before the arrival of the next packet. If the coordination operations could take advantage of the firing requirements for a module, then it could often calculate values of tout which are higher than those obtained by the method of Chapter 3.

Any change in the method of calculating tout, will inevitably be more complex than the calculation

Hence, the strength of the calculation, that is the closeness to the maximum possible value, must be balanced with the simplicity of the calculation. The following method of calculating tout represents a particular compromise between strength and simplicity. It is very simple yet seems to be reasonably strong for many modules.

Expressing the Firing Requirements

First, a method of specifying under what conditions a module might fire is required. For any module, a boolean-valued function F can be given which takes as arguments the values of p_j , $1 \le j \le n$, where p_j is the number of packets present at input port i_j . If

$$F(p_1, p_2, \dots, p_n) = \underline{\text{true}},$$

then the models should be which proceed any primary at each input port of the internal state of the minimum of the internal state of the module. If seems there are in the internal state in the inte

For example, and All products the Control of the Co

Family-by - (fight) a (fight).

THE STATE OF THE PARTY OF THE STATE OF THE S

It chann't fine trains each cach of the layer push country at least one packet.

The arbitrar has a families

Facility - 9960 v 1930.

It can fine it the many it was a differ because of the latter of the lat

Edourano a esperantoro dum defendos do April do April de Car

the without marking our police, the first water for which the value of the franching in this. But the marking our fields are the conditions for which the

The species of the second seco

form:

$$\vee [(p_1 \ge c_{1q}) \land (p_2 \ge c_{2q}) \land \dots \land (p_n \ge c_{nq})],$$

in which each c_{kj} is some constant greater than or equal to zero. This form of the equation is called the sum of products form. Note that if $c_{kj} = \emptyset$, then the predicate $(p_k \ge c_{kj})$ must have value <u>true</u>, thus these factors can be omitted from the equation. Equations with all factors of the form $(p_k \ge \emptyset)$ removed are in reduced sum of products form. In the preceding examples, the functions F_{ROD} , F_{Reb} , and F_{true} are expressed in reduced sum of products form.

Many functions cannot be expressed in this sum of products form. In fact, only those functions for which

$$F(p_1, p_2, \dots, p_n) = \underline{\text{true}}$$

implies that for any values, $k_1, k_2, \dots, k_n \geq \theta$,

$$F(p_1+k_1, p_2+k_2, \dots, p_R+k_R) = \underline{true},$$

can be expressed in this form. However, for any function F we can always find a "weaker" function F', such that if

$$F(p_1, p_2, \dots, p_n) = \underline{\text{true}}$$

then

$$\mathsf{F'}\left(p_1,p_2,\ldots,p_n\right) = \underline{\mathsf{true}},$$

and an equation for F' can be expressed in sum of products form.

A sum of products equation for F can be translated into an equation for

tout as follows:

rous - 1986 (1864) + doloy-c),

where

 t_{RI} - the earliest possible time value of the tth packet on input port t_{R}

- the time value of the Mi purbet on In. If I s pp. or

- tlest, 12 l > ph.

ddey - the minimum city the of the state of

d = any number gradie than not.

The second with of the Spector of the Country of th

represents the citations of the intelligion output that lead, on the function F.

As will be proved shortly, for any value / south that

often to f, then

Hence, the module connect possibly first again things the ig, and no data packets with time values like that the upual to by I have an be produced by the simulation module. Since all packets in the simulation module. Since all packets in the simulation has be dent from each output port in strictly increasing deals, the last this packet.

If the calculation of that were band only in the function F, it might be overly contious. It is possible for the function F to have value true even when the module cannot possibly fire. In this case, a calculation of the minimum outside that bank all the banks to bow.

Even if the function F has value <u>true</u> at some point in the simulation, if the data packets with time values less than or equal to $\frac{\min}{\log S_n}(tlast_k)$ are not sufficient for the module to fire, then no data packets can be produced with time values less than or equal to $\frac{\min}{\log S_n}$ $(tlast_k) + delay$. Thus, the calculation of tout must take the maximum of the two predictions of the minimum output time - that based on the function F, and that based on the values of $tlast_k$.

For example, for the ADD module the equation is

tout = MAX[
$$min(tlast_1, tlast_2) + delay : max(t_{11}, t_{21}) + delay - \epsilon$$
].

For the arbiter, the equation is

tout = MAX[min(tlast₁, tlast₂)+delay; min(t₁₁, t₂₁)+delay-
$$\epsilon$$
],
= min(tlast₁, tlast₂) + delay.

This equation degenerates to the original equation for tout. Finally, for the function F_{true} the equation is

tout =
$$MAX[\frac{min}{15k5n}(tlast_k)+delay; 8+delay-\epsilon]$$

= $\frac{min}{15k5n}(tlast_k) + delay.$

This equation also degenerates to the original equation for tout.

Correctness of the Calculation

this modified method of calculating tout will not cause the simulation to violate any of the three requirements: correct module simulation, correct ordering of output packets, or correct coordination. Hence, the Correctness of Simulation Theorem given in Appendix 2 will still apply. Clearly the correct module simulation requirement will still hold, since this modification will not affect the data packets produced by the module in the simulation.

Will not be suit out from entget port of with time value less than or equal to class out, alone this is chicked for by the simulation module. The only danger is that a time packet with value four might be out out, and later a data packet with time less than of equal to out is sent out. The original proof shows this cannot happen for four — the liters, hance the problem can only occur

The claim, however, is that for any value !' spep that

if p_k^* is the number of perhaps on input part is with time values less than or equal to p_k^* then

Hence the module cannot lim again, in the exhalption of any time, $l' < l_0$. To show this, look at any $l_{A_{k+1}}$ for which

By our assumption about ℓ , and from the equation for t_{θ}

and the by definition is the earliest possible time value of the child date section to a section of the children section to a section of the children section of the section of the

This means that for any j, the product term

(pizcij) v (pizcij) v ··· v (pizcij) - tales.

Therefore, F, which is the sum of these product terms must have value false.

No firing of the module before time

to - usin (non (fac.)),
which have and diverges though any see the course

recorded Total and test final error arrives along the test of the contract

can be simulated, hence no data packets can be produced with time values $\leq t_{\theta}$

+ delay can be produced. If

containein) be to entitle

TO THE SAME AS TO SAME THE PARTY OF THE PART

ryand galan seely **look or probablish tell** yo assistance of telling

and c > 0, the sorrest modering of content probets of quincines well-case be

Finally, the correct coordination requirement will not be violated, since

tout ≥ min (tlest_k) + deley > min (tlest_k),

unless is (tlast) - w. Thus, the Correctness of Simulation Theorem of Appendix 1 will still hold for this revised calculation of test.

Compatibility with the Termination Operations

and proper on the wildress that we progress in the contract of the contract of

One difficulty caused by this revised calculation of four is that the calculation might cause a simulation module to produce time packets with value or before time packets with value or have arrived on all input ports. This could interfere with the termination operations for the connectivity class. If some other simulation module receives one of these time packets, it will assume that the most recent test succeeded and will send out time packets (or) from all output ports, which might not be valid.

One way to prevent this problem would be to require that no simulation module send out (w) packets, until all input ports have received (w) packets.

Instead, when tout - w, it would send out time packets (!) where ! is some

"large" number. This seems rether authored, but it will provent the four calculations from interfering with the turniculation operations.

our chi **rigit** dall'illiano

A second take to was structure as the constant

Features of the Calculation

This calculation of the minimum output time uses information which is already available to the atmospherical module, stands the time unique of each data packet at the input perts and the values of tlast,. No attempt is made to predict the time value of the tth packet if $p_k < l$, among that it is greater than tlast,. This evolue passing more constinution information between simulation modules, or requiring knowledge of the timing details of the other simulation modules.

化抗压剂 化碱铁石 电影开口

than the original calculation. One mason for this simplicity is that it ignores much of the information which is available to the simulation module. For example, the data values of the input packets are not considered, nor is the state or time of the module. Under some circumstances this will lead to a weeker calculation of test than might be possible. If the conditions under which a particular module can fire depend heavily on these factors, it would be worthwhile to take these factors into account when calculating test.

This method of calculating tout will increase the efficiency of the simulation in two ways. First, it will decrease the number of time packets sent between simulation modules. Not only will the difference between successive time values tend to be greater, the need to send time values around

loops a number of times just to fire a module once can be reduced. For example, suppose the module M_I of Figure 5.1 obeys the function

$$F(p_1, p_2) = (p_1 \ge 1) \land (p_2 \ge 1).$$

Using the original method of calculating tout, tout = min(10,100) + 2 = 12. Thus a time packet (12) would be sent to M_2 , which would send back a time packet (13) and so on, until after M_2 has sent 30 time packets, it would finally receive the packet (180) and the firing at time 180 could be simulated. If instead we use the calculation

tout = MAX[min(10,100)+2; max(10,100)+2-0.001] = 101.999, the time packet (101.999) could be sent to N_2 , which would send back (102.999), and the firing of the module could be simulated. Thus, the reduction in the number of packets sent during the simulation can be very large.




Figure 5.1 - System which can be Simulated More Efficiently with Stronger tout Celculations.

The second improvement in the efficiency comes in the form of increased concurrency of the standards. In the previous example, if would not need to well for time packets to example the loop 20 times before firing. Furthermore, if these was sense section by example to output part of of it which is welling for a time packet with time greater than or equal to 50 from M_f, it would receive this packet much sense. By reducing the time spent sending and weiting for time packets, the simulation modules can spend a proportionately larger amount of time simulating the data operations of the modules. This would increase the concurrency of the module simulations.

Conclusion

These two medifications were chosen, because they can be easily implemented and make use of properties which are expected to be common in packet communication architecture quitance. Other modifications could improve the efficiency of the simulation in other cases without compromising the desirable properties of the esiginal method.

THE STATE OF THE PARTY OF THE P

Chapter 8

Conclusion

Insights and Afterthoughts

As has been demonstrated here, it is indeed possible for the simulation of a packet communication architecture system to itself fulfill the design philosophies of packet communication architecture. The modularity and time-independence of the simulation allows it to be performed by virtually any computer system which supports intercommunicating processes. Furthermore, the operations which must be performed for each module in the system are reasonably simple and therefore can be executed by small processors such as microprocessors.

The methods which have been developed here are very general as well. Few restrictions are placed on either the characteristics of the modules in the system or on how these modules are interconnected. Moreover, the methods are provably correct, which is an important feature for any asynchronous, parallel computation, due to the numerous and often subtle difficulties which are encountered in the design of such systems.

The coordination and termination operations are simple enough to use only a small fraction of the simulation module's processing time. However, it is difficult to estimate what fraction of the processing time will be spent waiting for the necessary time or data packets. This will depend a great deal on the structure of the simulation facility and on the system to be simulated. Thus, it

建铁铁石等。截一一直连续装置的

is difficult to estimate the efficiency of the simulation, that is what fraction of the processing time will be qual simulating the estimates of the modules. However, considering the law efficiency of a simulation on a suggestable computer system, the efficiency of the popular invariant enters gains reasonable by competions.

Perhaps the fundamental philosophy which is expressed in this work is that a certain amount or overhead, that is computation whose only purpose is to maintain proper operation of the system, is assect for all but a limited class of computer system. This feet was accepted long ago by designers of traditional computer system. We assect long ago by designers of traditional computers system. We assect long ago by designers of traditional computers, and assect long ago by designers of traditional computers, and assect long ago by designers of traditional computers, and assect long ago by designers of traditional computers, and assect long ago by designers of traditional computers, and the grant of the system, and as another and tradition and the partialities of the system, and as quartering, the system, and as quartering against another constitutes, and as quartering against agoing and interest long the grant of the system, and as quartering control information, and the system, and as quarter control information, and interest control information and interest control information, and interest control information and interest contro

These overhead operating my acceptable if they are kept to a minimum and are designed in guch a way that they high program the design scale of the system and remain deviated in the way that they high program. For example, the amount of quarkent is the design to the landston of quarkent in the design of pecket communication architecture are properly and the quarkent companies are invisible to read profession architecture are properly.

The design of overhead computations for parallel systems is still in a rather primitive state. Other parallel computer systems, such as Illiac IV [3], are structured in such a way that the amount of overhead operations is minimized. These systems contain central controllers which tightly control the operations of the components, thereby avoiding the need for the processors to communicate their status with one another. Because of the rigid control structure, however, it is difficult for the user to program such a system to run efficiently. These systems are suitable only for applications in which the structure of the algorithm closely matches the structure of the system.

Packet communication architecture systems, with their decentralized control and time-independent operation are potentially much more flexible and general purpose than other parallel systems. However, along with this increased capability comes a need for the components of the system to keep their activities coordinated properly. The design of overhead operations for these systems requires an approach which is totally different from those used in designing traditional systems. The overhead computations incorporated in each component of the system can utilize only a limited amount of information about the rest of the system. For example, the only information about the status of the rest of the system available to the coordination and termination operations of each simulation module is in the form of time and test packets received at the input ports. Overhead operations which can be "modularized" in this fashion seem rather foreign, partly because they have no locus of control. Instead, the operations take place in many locations simultaneously.

The gray was regulation of

The Carling of the Committee of the Carling of the Furthermore, while one companies of the system is performing operations, the of along therefore became a little with a secretary to the state of the rest of the meters can be changing. The combest operations must and attraction in state a very that the amount of notification be designed to operate descriptly, dupits a continuously dianging system state. lobow and opine a selection of the control of the c As a result, one cannot fully understand how the operations work by focusing The property will be the track and publishes greated and being the at the analysis of a on one component at a time. The system must be viewed as a whole to see the changes gradients and dotter that the that mouths are the how the operations work. For example, the termination operations performed by each simulation module police little come when viewed individually, but abligation of the all appropriate and authorize help and applications of they fit together into a computation which will detect when the simulation can . A to the company to the reduced gladule and the sufficient to the be terminated as as a second property of

Park of communications are increased in the communication of the communi To date, no general techniques for designing the overhead operations in packet communication exchitecture systems have been developed. Instead, they the transfer was a series to the series to t have been designed on a case-by-case basis, taking advantages of special properties of the system. For example, the design here takes advantage of the fact that the sole purpose of a simulation is to model the behavior of some the second transfer of the second to the sec other system. If the actual system contains deadlocks or other malfunctions, the the state of the s simulation should madel these deadlocks and malfanctions. The burden of is a literature to import a start of when willish non-mature put to innoversely designing a system free of errors is left up to the system designer. In the the rist of the system. For example the only interest the group on a corner future, however, general techniques should evolve which make the overhead operations both easier to design and understand. The second of th

Suggestions for Burther Bosensky and Angeles

There, are fire dissotions in which doubles measured on haild span the work which has been persented here. Firet, more repetions acquired hafore packet communication exchitecture systems can be simulated. In particular, a

means of programming the simulation modules is needed. Ideally, the user of a simulation facility should be able to specify the operations of the components of the actual system in a high-level language, such as the Architecture Description Language of Leung, et al [14]. These specifications would then be translated into programs for the simulation modules by an ADL compiler. The user should not be concerned with the coordination and termination operations, nor with the details of the module activity simulation. Fortunately, the coordination and termination operations are simple and uniform enough that they will not increase the complexity of this translation greatly. The major difficulty is the design of a language which allows the specification of a wide variety of systems in a concise and understandable form, but can be translated into programs for the simulation modules. With the increasing interest in parallel, asynchronous computing systems, a convenient and efficient means of simulating them will be required to determine the best designs.

The other potential direction for further research is to apply some of the techniques and insights which have been developed here to other areas. One direct application would be to the simulation of systems which are not strictly packet communication architecture systems. Some systems which are commonly simulated, such as air traffic control models, have the essential properties of packet communication architecture design. That is, the system can be subdivided into a number of components which operate independently and communicate with each other only in a limited and well-defined manner. For example, an air traffic control model can be subdivided into geographic regions.

下型1.000 Addition 100 有磷酸的

The epitolities white sand signs over the language and individually. the same to be the state of bloods william and security the standard of the contract of the standard o techniques which have been developed here can be applied directly to such systems. This will had to a highly possible application which can be executed by a relatively simple network of computers. For the six traffic control model, one can envision a "grid" of processors, in which cash proposeer simulates the activities within the protection has elected and the traffic control model on a necessary of necessary has been statuted to come depth by Thomas and Honderson [42]. In their ground, distance entering regions of a and the transfer states have been a first answers. The hypothetical size distributor for one region sends a manage to the distributor for an adjacent region When a plane groups from the first region like the shope. To maintain proper time synchronization, one of the singleton making a field time clock and benedicasts the stranslation time to the other stransacras, at sucretar, intervals. In their description of the groton, the authors note that a distributed approach to time synchronization would be profession speed this unitalized synchronic tightly binds the simulators to the global clock. It suggestions operations along the lines of these mountain in Chapter A proble movide the recognity synchronisation. Each simplician possist spaint, the dampietor for each of locate inches indicating the earliest possible simulation time at which a please could possibly cases from the first region into the pest, in this way, the distribution can proper without gry controlled control or real-time constraints on the simulators.

and the profit of the first of the second

Moving beyond the field of simulation, there are other areas to which these techniques and insights can be applied. The problems of deedlock and nontermination which were dealt with here occur frequently in parallel, esynchronous systems. The concept of adding everhead operations to a system to prevent these problems can be applied to other systems. For example, the author [4] has identified a deedlock which can occur when the data flow language of Weng [23] is extended to include both cycles and nondeterminacy. This deedlock occurs after all computation by the program is completed, but the program fails to recognize that it is able to terminate. This deedlock can be avoided by adding more data flow actors to the program. In fact, these overhead computations are very similar to the termination operations of the simulation modules.

To design the overheed operations for a wider class of parallel, asynchronous systems, however, more general techniques will be required. Ideally, a programmer should be able to specify a program in a high-level language which will then be compiled into a number of separate module programs which include all of the needed overheed operations. These programs could then be loaded into the modules of a packet communication architecture system, and the system would then execute the program in a highly parallel fashion. Translating high-level languages which include such features as data structures and recursive procedure calls into individual module programs will pose many difficulties.

Thus, while the focus of this work was on simulating a particular type of computer system in a particular manner, some of the techniques and concepts which were developed here have much broader areas of application.

Bibliography

[1] Aho, A. V., J. E. Hopcroft, and J. D. Ullman, The Design and Analysis of Computer Alegeritants, Letteres-Wesley, Barthay, Mars. (1874),

- [2] Anderson, C. A., and S. S. Jenner, Confeder Matthewarthon Structures. Texonomy, Characteristics, and Examples", Computing Surveys, Volume 7, Number 4, (December 1976), pp. 197-212.
 - Bernet, G. H., of al, "The Bilet IV Computer," ILLE Transactions On Computers, C-17, Vol. 8, IEEE, New York (August 1998), pg. 746-757.
- [4] Bryant, R. E., "Nondeterminate Stream-Oriented Computations by Cyclic Data Plow Systems," Unsublished pager, Leboratory for Computer Science, MIT, THE RESERVE OF THE PARTY OF THE
- [5] Dennis, J. B., First Version of a Data Flow Propriete Language, Technical Missouristan Tis. of Charles of Confession and Services (Mark Charles of Confession Con Burs Verb (1976), se. 167-116
- [6] Dennis, J. B., "Packet Communication Architecture," Proceedings of the 1975 A Royal Mark August TOTOL W. SECTION. ATERICA BOTHER CHIMA BOOK I CHIMA SERVICE CONTRACTOR OF THE CONTRA
- Dennis, J. B., and D. P. Misunes, "A Computer Architecture for Highly Purelles Steam Projection | Description of the State of the State of Conference. Commerce of the Maring Toron
- [8] Dennis, J. B., and D. P. Misunes, "A Proliminary Architecture for a Basic Data-Flow Processes," Princeptor of the Social Annual Symposium on Computer Architecture, Mist., 1660 1662 Computer, 1600, 1600 1600 Computer 1600, pp. 2661-162.
- [9] Dennis, J. B., D. P. Misunes, and C. E. Leene: A Missly Perellel Processor Using a Data Floor Marking Language, Computation Structures Group Manage 134, Landrettery for Computation Manage 134, Landrettery
- [10] Ellis, D., private communication.
- [11] Farber, D. J., et el. "The Distribute Characting System." Proce Seventh Annual Mill Compaint Strict Interactional Constitute Plan. West 1 (February 1973), pp. 31-34.
- [12] Kahn, G., "A Preliminary Theory for Parallel Programs," Internal Memo, Institut de Rech. d'informatique et d'Automatique, Rocquencourt, France (1973).
- [13] Kay, I. M., T. M. Kisko, and D. E. Van Houweleng, "GPSS/Simacript The

- Dominant Simulation Languages," <u>Proceedings of the Eighth Annual Simulation</u>
 <u>Symposium</u>, IEEE, New York (1975) pp. 141-154.
- [14] Leung, C. K., D. P. Misunas, A. Neczwid, and J. B. Dennis, "A Computer Simulation Facility for Packet Communication Architecture," <u>Proceedings of the Third Annual Symposium on Computer Architecture</u>, IEEE, New York (1975), pp. 58-63.
- [15] Metcalfe, R. M., <u>Packet Communication</u>, Technical Report TR-114, Laboratory for Computer Science, MIT, Cambridge, Mass. (December, 1973).
- [16] Organick, E. I., <u>Computer System Organization:</u> the <u>B5700</u>, <u>B6700</u> <u>Series</u>, Academic Press, New York (1973).
- [17] Paley, H., and P. M. Weichsel, A First Course in Abstract Algebra, Holt, Rinehart, and Winston, Inc., New York (1966).
- [18] Patil, S. S., "Closure Property of Interconnected Systems," Record of the Project MAC Conference on Concurrent Systems and Parallel Computation, ACM, New York (1970), pp. 107-116.
- [19] Rowe, L. A., <u>The Distributed Computing Operating System</u>, Technical Report Number 66, Department of Information and Computer Science, University of California at Irvine, Irvine, Calif. (June, 1975).
- [20] Rumbaugh, J. E., A <u>Parallel</u>, <u>Asynchronous Computer Architecture for Data Flow Programs</u>, Technical Report TR-150, Laboratory for Computer Science, MIT, Cambridge, Mass. (May 1975).
- [21] Swan, R. J., S. H. Fuller, and D. P. Sieworek, "Cm²: A Modular, Multi-Microprocessor," <u>A Collection of Papers on Cm²: A Modular, Multi-Microprocessor</u>, Department of Computer Science, Carnegie-Mellon University, Pittsburgh, PA. (February 1977).
- [22] Thomas, R. H., and D. A. Henderson, "McRoss A Multi-Computer Programming System," 1972 Spring Joint Computer Conference, AFIPS, Montvale, N. J. (1972), pp. 282-293.
- [23] Weng, K. S., <u>Stream-Oriented Computations in Recursive Data Flow Schemas</u>, Technical Memo, TM-68, Laboratory for Computer Science, MIT, Cambridge, Mass. (October 1975).

Appendix 1

Correctness of the System Simulation

The following proof shows that the simulation operations of Chapter 2, combined with the coordination operations of Chapter 3 will give a simulation which accurately models the actual system.

Before proceeding with the proof, some additional notation is needed. For an input port i_R of a simulation module, the value of $tlast_R$ is the last time value received on that input port. Thus, for an input port simulation history, we can define a function Tlast where $Tlast(hsi_R)$ equals the minimum value of t, $0 \le t \le \infty$, such that $hsi_R(t) = hsi_R$. Similarly, for an output port o_P of a module, $tlast-out_P$ equals the last time value sent from the port. Thus, a function Tlast-out can be defined for output port simulation histories, where $Tlast-out(hso_P)$ equals the minimum value of t, $0 \le t \le \infty$, such that $hso_P(t) = hso_P$.

Finally, for a module input simulation history HSI the function Tfinal is defined as:

where

$$HSI = \langle hsi_1, hsi_2, \dots, hsi_n \rangle$$
.

This function can be applied to system input simulation histories as well.

The second secon

Requirements of the Simulation

The correctness proof will apply to simulations which fulfill the following six conditions. First, there are then conditions as the magnies to be simulated:

- 1.) Functionality of Orients The grayes history and final state of a module depend only on the initial state of the module and the input history.
- 2.) Memotonicity of Outputs The suspent of a module at time t cannot be affected by imput, suspend after Manufacture after suspend after Manufacture after suspend after Manufacture after suspend after Manufacture after suspend after suspend
- a.) Finite Delays The substant of a medicinest time is connect to a finite delay input substant at time i. In other words, there must be a finite delay between the swelfs of a substant part of the second on the least makes.

If a module esticies all three of these requirements, then its output history up to and including time ! must be a function of its initial state and its input history up to but not including time! This can be specified more formally in terms of histories. Suppose for two quantities of a module, the module produces an output history 10 when it state is initial state S₀ and receives the input history 10, and it produces an output history 10, when started in the such that

ME (c-4) + HE: (c-0) | for ,411 0-0,

the two output histories must be identical through time t, that is

HOW ... HOW.

The following conditions will be required for each elevation module in the system.

1.) Correct Module Simulation: The simulation of a module must produce the same values as the actual multile would under the same

Maritime & William Control of the Co

input elemination history ISL, separa all of the data and time packets arriving at each imput part have extracty increasing time values. Let circumstances. That is, suppose the simulation of a module produces a simulation history 1890 when it seed is hardly size So and receives

That is, these to the mail of the Sales of t

- Chearings - Chearmagan eres

module S, will be showing as the that the state actual module. process with value of, then the final seas of the simulation of the the same laids does to an receive the layer Makey HI - dote (HSI).

- values, then the output particles peak from each despet port of the module in the simulation will have saidtly included their values. 2.) Correct Systems of County Public M. Inc. replies, strictly increasing time
- 3.) Correct Confession Each output jest of a module in the atmutation with the confession of the confe March 181 and American March 201 and American

Tiest-out(hso,) - o.

ESI First, the simulation operations developed in Chapter 2 will guarantee that the correct module simulation regularizated to pathfiel. To be this, suppose at some as long as the metalous to be absoluted addition the first three requirements. operations) presented in Chapters 8 and 3, suttery all air of these requirements. received by the statistics medus.) Lauring fields there it dut laput port point in the simulation, a simulation spiritus, had being a section history į where HSI: 5 HSI (the without straighter higher which will be simulation and coordination operations (without the termination

THE REAL PROPERTY AND ADDRESS OF THE PARTY AND received. Installed the sales and the sales of the module. no new peckets with that had then of engl to fam will be received on any the proper origin parties will be problems. Technically, suce the simulation time thre cannot be minuted, under the 2 hast. Thus, when the firing of the input port. By the firing raise for the chantening, the firing or the module at

produced in reference to the injury desired that the produced in the produced Beaco, all subject values and the value beautiful to state will be the firing of the module for all values of five 5 finel will be simulated. 7

Thus the standardes will under the correct states dandation regularment.

an output port o, of the simulation module first produces a pecket D, and then pecket P2 then 14 the time value in P4 must be less than 12, the time value the input peckets to the simulation module are connectly ordered. That is, if The second requirement, correct ordering of output packets, is met as long To show this, four cases must be considered.

- 1. p, and p, are both time perkets.
 Then p₂ wester to be been continued to be been perkets.
- To be the little to the party of the second of the second of the 2. Py to a time years and Py to their years.

- 3. p₁ and p₂ are both data packets.

 Assuming the stabilition module satisfies the correct module simulation requirement, data packets will always be produced in the proper order.
- 4. p_1 is a time packet and p_2 is a data packet. p_1 was produced with a time value r_1 rack + deley only if the module could not possibly fire before or at time rack. The actual module always has a deley time greater than or equal to deley between fixing and producing output packets, hence the simulation module could not send out a data packet p_2 with time $r_2 \le r_1$ from the output port after p_1 has been sent.

For each of these four cases, the simulation will settafy the correct ordering of output packets requirements.

The coordination operations also satisfy the correct coordination requirement. If the simulation module receives as input simulation history HSI with

tfinal - Trinal (MSI),

then after all output data peckets have been produced, it will send out time packets with value

tout - tfissel + deley,

from all output ports for which tout > tlast-out . Since delay is greater than zero, either tout > tfinal, or tout = tfinal = oo. Hence, after the last time and data packets have been sent from each output port ap, either

tiest-out; 2 tout & tfinel,

or

tlast-out ; - tout - tfinal - co.

Thus, the correct econdination regularization? will be estimated.

A proof can now be given which shows that if the modules to be

simulated satisfy their three requirements, and the simulations of these modules satisfy their three requirements, then when these simulation modules are interconnected, the simulation will accurately model the unitre system.

tratae ut distribuy gibiliyah dagi adalah di sabay ala<mark>alah asti taribidaan asti</mark> taribidaan asti bilah di

Theorem L. Considering of Mary Lebon.

Suppose a simulation has the following properties:

- 1.) The modules to be sentimed sufficy the monoticity of output, finite delay, and functionality of output regularments,
- 2.) The simulation of each module satisfies the correct module simulation, correct ordering of entent packets, and secrent coordination requirements.
- 3.) All communities their between simulation, modules operate properly. In other words, if input port is a community to output port s, then hair hao,..
- 4.) The simulation receives a group input simulation history SI and the sequence of these values prosted at each system input port is strictly increasing.

Let tfind - If ive (SI), that is tfind equals the smallest fine time value received by any of the spates input ports during the simulation. Then the simulation module for any module de will produce a module output simulation history HSO, such that

data(1180;(ifinal)) = 110;(ifinal),

where HO, would be the output history of the corresponding module in the actual system under following conditions:

- 1.) All anothing in the partner appropriate state as the corresponding simulation and tiles.
- 2.) The actual system resolves the system input history I, where I at total it.

Furthermore, if (fluid was the fluid state of the corresponding module in the actual system.

THE PART WILLIAM SECTION AND AND ASSESSMENT OF THE PART OF THE PAR

paris Transport representation and the contract of the contrac

Before the major part of the theorem can be proved, two lemmas are needed.

Lemma 1.1. Correct Ordering of All Packets

If the simulation of each module satisfies the correct ordering of output packets requirement, the computated links between the simulation module operate correctly, and the packets exrive at each system japut port with strictly increasing time volume, their ways strictly links in their with strictly increasing time volume.

WELLOW TWO STORY CONTRACTOR

Proof of Lemma 1.1

The proof will follow by induction on the sequence of packets which an observer would see if he were to simultaneously observe the output ports of every simulation module. This sequence would be of the form $p_1, p_2, \ldots, p_j, \ldots$ where p_j is the jth packet observed. In any physical system, no two packets could appear at the exact same time, so the packets will be totally drawed in time. The sequence of packets self from such output port is countable, and there are a finite minible of output ports in the system, hence the sequence p_1, p_2, \ldots must be countable. This allows as to perform induction on the sequence.

Barie: Initially, no cutput parts have produced any factors, thus no critering constraints have been violated.

Induction: Assume the observer has seen the sequence p_1, p_2, \dots, p_l and up to this point, all output ports have produced packets with strictly increasing time values. Then, by the first-in, first-out property of the communication links, all

Market St. Company of the St. Co

columns to be a consideration of the con-

increasing time values. Parthermore, all system input ports have received peckets with strictly increasing time values. Hence, whichever module produces pecket p₁₊₁ must have received input peckets at each input port with strictly increasing time values at each input port with strictly increasing all selfsites african flows to constitute self-time increasing time values at a self-time time to the correct attention of self-time africant flows the correct attention of self-time and the correct attention of self-time and an activities afrom this coutput port previously.

Thus, by indepolite, no peoplet in the engineers \$3.53... can violate the containing regularization of the containing regularization

Length L.E. Household of Standards Conjunt.

the second particle of the second second

if a module estatus the monthly of output, finite day, and functionality of extent postules are the correct module and the produced by a module in the description of the produced by a module in the description of the produced by any on the latter than the produced by th

dete(HSI(1-6)) - HI(1-6), for all 6>6,

and

f & Trine! (HSI).

Then, if the crivel polyte and the simplettee polyte both start in the same initial state S.

where HSO is the output simulation history of the simulation module after receiving HSI, and HS is the output simulation history of the actual module after receiving HSI, and HS is the output simulation history of the actual module after receiving HSI, and HS is the output simulation history of the actual module

The idea behind this leasure is that the simulation can and will produce the output simulation history HSI(t-)

has been received. That it can produce the output simulation history up to time? is guaranteed by the three requirements on the module. That it will is guaranteed by the correct module simulation requirement. In order for the simulation module to realize it has received the entire input simulation history up to time? it may require packets with time values greater than or equal to !, as is stated in the condition? \(\leq \) If ine! (HSI). The simulation, however, will only use the packets with time values less than ! in calculating the output values with time values less than or equal to !.

Proof of Lemma 1.2:

Let HI' - deta(HSI), and let HO' equal the output history of the actual module when it starts in state S_{ρ} and receives the input history HI'. Then by the statement of the lemma.

HI((-5) = deta(HSI((-5)) = HI'((-5), for all 5>8.

Hence, by the three requirements for the actual module

HO'(r) - HO(r).

Furthermore, by the correct module simulation requirement, if tfinal --

data (HSO (tfinal)) - HO' (tfinal).

By the statement of the lemma, $t \le t final$, therefore

data(HSO(c)) - HO'(c).

interface for the state of residue to the state of

Thus

deta(H50(r)) - H0'(r) - H0(r).

This lemma will allow us to look only at the input data packets with

time values less then i, when trying to move the connectness of the simulation up to and including time i.

Carriery Constant of the Section 1985 And Section 1985

Proof of Theorem 1.

The main theorem will be proved by industica, on the sequence of time

and the transfer of the set of the state of a set of the confidence of the set of the se

and the second s

where $t_a = 0$, and

for the system. That is, !, is contained in one of the following histories: I, the system input history to the actual system; 100, the output history of some module in the system H, SI, the system input simulation history; or HSO, the output simulation history for some module H. As mentioned in Chapter 2, the history and simulation history for any part must be a countable sequence. Since there are only finitely many input and output parts in the system, only countably many time values can appear in all of the histories. Thus, the sequence (9, 1, ..., 1, ... must be countable, which allows us to perform induction on it.

Induction Errothesis

For any tie totion, time, such that ties timels

- a.) data(180 [it]) ... ||0 ||(t]), for allowedning II, and
- b.) Either (1 = 00, or for any output port of hangeles) to hange

That is, the simulation will be correct through time ℓ_1 , and all output ports in the simulation will produce some packet with time value greater than ℓ_1 , unless $\ell_1=\infty$.

- a.) Initially, HSO (6) HO (6) the empty history, for any module H.
 - b.) Initially, HSI ,(8) HI ,(8) the empty history. Hunne, Trine (HSI ,(8)) 8 for any module N_j. By the correct secondarion requirement, for any output port e, of module N_j.

tlast-out po Tripol (1811 ; (8)) = 8.

Thus, hso, (8) a chse, for any output part in the system?

Induction: Assume true for !, where !; < iffnel, prove true for !+1.

n filozofi e templeto, em timben eficienzament nombre e etc

a.) The Monoticity of Simulation Output Lemma which has just been proved will be applied to show that $\det(HSO_j(r_{l+1})) = HO_j(r_{l+1})$. By the induction assumption

 $\det(HSO_{j}(r_{j})) = HO_{j}(r_{j}).$

for all modules H, in the system. Furthermore, by the statement of the theorem,

data(SI) - I.

Therefore, since all communication channels in the simulation operate properly,

the detailed purply - Morey, the second second second

for all simulation modules H_f . Since no packets are produced with time t such that $t_l < t < t_{l+f}$,

 $deta(HSI_{1}(t_{l+1}-8)) = HI_{1}(t_{l+1}-8), for all 8>0.$

Heat, by part of the billiothes assumption that it; it connected to output part o, in the billiothes. Then, if these part i, is connected to output part o,.

 $hsi_k(t_l) - hso_r(t_l) = hso_r - hsi_k$.

Furthermore, along only quality deput quit with time granter than or against spanis and glants by,

nagrousepast in the control of the c

, for any system input port ig. Combining these two facts, and the combining these two facts,

in history it has been

for any input part, t_0 , in the system such discrete, to stometical to emother module, or it is a system input part. No puthous are produced in the simulation with time t such that $t_0 < t < t_{1/2}$, hence

hsight (+1) E hsig.

Tor any input port is in the system. Therefore

Trinsi (851) 2 11+1

多数的数数 医动物激素

for any module My. Lauren 1.2 can therefore be applied to show that

the property with the Estimate Contact Co

for may module H.

(1-1. By the consect eventuation remute position and enteriors and enteriors and enteriors.

distroct, > t' ≥ t_{l+1},

Brown Branch Brown Brown Brown

$$tlast-out_r = \infty \ge t' \ge t_{l+1}$$
.

That is, some packet with time value greater than t_{l+1} will be produced on each output port, unless $t_{l+1}=\infty$. Thus, for any output port o_r in the simulation, either

OT

$$t_{l+1} = \infty$$

Therefore, by induction

$$data(HSO_{j}(tfinal)) - HO_{j}(tfinal),$$

for any module M, in the system.

Finally, to show that the module M_f would have the same final state S_f in both the simulation and the actual system, if $tfinal = \infty$, we have just shown that $data(HSO_k(tfinal)) = HO(tfinal)$, for any module M_k . Furthermore, for the system input ports, the statement of the theorem requires that data(SI) = I. Thus, if the communication links between simulation modules operate correctly, and $tfinal = \infty$

$$data(HSI_j) = HI_j$$

for any module M_j . By the statement of the theorem, M_j is started in the same initial state S_0 in both the simulation and the actual system, therefore by the correct module simulation requirement, if $tfinal = \infty$ and the simulation module terminates, then both the simulation module and the actual module must have the same final state.

This completes the proof of the correctness of the simulation operations of Chapter 2 combined with the coordination operations of Chapter 3.

Appendix 2

Cerrectness of the Termination Operations

The following poor shows that the stiffied of the termination operations of Chapter 4 to the simulation modulis will maintain the correctness of the simulation, with the added feature that the simulation will terminate once the termination conditions are spitialist.

Theorem 2. Corrections of Termination

a.) Suppose a simulation is performed in which the modules to be simulated obey the three requirements functionality of output, monetonicity of output, and finite delay, and the simulation and coefficient operations of each simulation module obey the three requirements: correct module simulation, correct ordering of output pathols, and correct verification, and represent coefficient, and represent coefficient, and represent coefficient package (to) to be sent out by the simulation module unless

Then the addition of termination speculions to the simulation modules as described in Chapter 3 will not cause any of these requirements to be violated.

b.) If the actual system over reaches a state in which he modules in the system will over enter the firing mode unless more packets are received on the system input ports, then overy simulation module divide distribution of this system will eventually produce time packets with value ∞ on all output ports, if all system input ports in the simulation security time patients with value ∞ .

Proof of First Part

The termination operations will not affect the actual modules, hence the first three requirements for the Correctness of Simulation Theorem will hold. As for the correct module simulation requirement, the termination operations are designed not to interrupt the simulation of the modules. The only way they could potentially cause this requirement to be violated would be by terminating

The Call States

the simulation before the termination conditions are satisfied. Purthermore, since test packets contain no time values, their presence will not affect the correct ardering of autput packets, or the correct opening of autput packets, or the correct opening as the termination angulars to send out time packets (as) before the termination application and alternation of these last two requirements will be violated aither.

Since modules can communicate with each other only in the form of packats sent gland the data channels, the complitings for turnination for the modules in a compatibility class C4 can be desired as:

1.) For such signalation, specials, H_{2.6}, C_j, all theat parts is such that is fifteen slow, have made the films (such in (a))

meles electron action to all all

- 2.) No simulation module for C, can simulate the firing of a module without resident follows detailed to the firing of a
- 3.) No simulation module in C, will over receive further data

For a commentivity clear which contains only successful and has no self-loop, there are no learn contains of humanoloop as the termination operations for connectivity classes containing ayeles to not cause the simulation modules in the class to terminate too soon, the commentees of the discutsion will be maintained.

Termination operations might cause the simulation modules in a class to terminate premeturely in one of two ways. First, a test of the class might succeed, even though the termination conditions are not satisfied. Second, some simulation module E, might receive a time packet (e) on an input port i, c

The many the second

from_class, before any test has succeeded, and then proceed to send out time packets (w) from all output ports, even though the termination conditions for the class are not setticist. This second case can be relied out rather easily. By the further restriction which has been placed on the coordination operations in No alterviewe postale of the outer substates of the statement of the discount the oversimilion distrations cannot cause a simulation module her C, to send out time publish to from its output ports, unless time packets (m) have been received on all input ports, including those in from class. However, no simulation module M, c C, will receive a time packet (w) on an input port in from class, unless some simulation module He Constant a time probet (a) from all suspens part his totalises. Without any termination operations; this would happen only if Hy had already recolved a time parties (a) on all imput ports including their frest clies. Thus, no simulation module can be the first simulation module in the class to send time packets (w). Therefore the coordination operations alone cannot cause any and the administration of the first of the state of the s simulation modules in a class to terminate if the class contains cycles. Furthermore, the termination operations taken of church and simulation module in Barrier St. St. 1 a class to send out time peckets (a) until after a test has succeeded.

Thus, the proof of the first part of the theorem reduces to

Long 2.1. No Premerer Tecalization of the Sec. 16. 50

Suppose the termination control module T for a sommertivity class C_f has received time packets (w) on all input ports t_k (from class_f, and no firing of the madule que he simulated unless many detains the same was packets out test packets (teef.+) from all output ports o_k < to_class_f; receives K packets with value test(a.d. rejum, where

 $K = 1 + \sum_{i=1}^{n} (|to_class_i| - 1);$

and it receives no further data peckets while waiting for the returning test packets, this means that

- 1.) All simulation modules $M_i \in C_j$ have received time packets (∞) on all input ports i_k ℓ from class i_k .
- 2.) No simulation module $M_i \in C_j$ can simulate the firing of a module without receiving more data packets.
- 3.) No simulation module in C_j will ever receive further data packets.

The following sequence of assertions proves Lemma 2.1:

- 1.) If every simulation module $M_{\xi} \in C_{j}$ is terminatable, meaning that it receives a time packet (∞) on every input port which is not in from_class_{ξ}, and it eventually stops simulating the firing of the module, then during a test (or reset) of the class C_{j}
 - a.) Each simulation module M_i in C_j will receive at least one test (or reset) packet.
 - b.) Exactly K test (or reset) packets will be created, where $K = 1 + \sum_{i} (|to_class_i| 1).$ $M_i \in C_i$
 - c.) At least one test (or reset) packet will be received on each input port in from class, for every $M_i \in C_i$.

Assertion 1a) can be shown by induction on the length of the shortest path from T to M_{ij} (there must be a path from T to any other module in a connectivity class.) As a basis, if l=1, then $T\to M_{ij}$. M_{ij} will receive a test (or reset) packet shortly after T sends out test (or reset) packets from each output port a_{ij} to_class. Now assume the assertion is true for all simulation

The state of the s

Control of the Contro

modules in the class with a path from T of length less than or equal to !.

Then if there is a path of length !-! from T to a simulation module M; there must be some module M; c C;, such that M; will there is a path of length ! from T to M; Hence the influences assumption in the tit will receive at least one test packet. As long as M, is terminatable, it will send test (or reset) packets on every output port o, c to_class,. Therefore, M; will eventually receive a test (or reset) packet.

According 10) follows directly from Ni). Highlity, I creater and sends out two-class, that the swint pathon, Which distribute distributes module the Cy receives a test the reset) pathon, Wholl deal Whi Pie Slats, I test for reset) packets, thereby creating |to_class, | - 1 new ones. On receiving any further test (or reset) packet, a simulation module will send one test (or reset) packet, hence no new test packets will be created, nor will any be destroyed. By assertion 1a), eventually all simulation modules will receive at least one test (or reset) packet, therefore exactly K test (or reset) packets will be created,

Assertion 1c) also follows from 1a). Every input part in in from class, of a simulation module H_i c C_j is connected to an output part o, of some module H_i c C_j, and o_j is in to class. By assertion 1a), H_i will receive at least one test (or resul) packet. If H_i is terminatable, it will eventually send a test (or reput) packet on energy suspent part in the set (ton-class). Therefore, H_i will eventually receive a test (or resul) packet on (i. This is type for any laput

port in from class, of any simulation module H, & C,.

2.) If some simulation module M_f is not terminatelile; then less than K test packets will be created during a test, and therefore the test cannot succeed.

ti apri 19 arma in inita

If M, is not terminatable, then it will not send out any test packets even if it receives any. Thus it will not create |te_class. | - 1 test packets, which means that fewer than K test packets will be created during a test of the class. The test cannot succeed unless T sacrines K test packets, hence the test cannot succeed if some simulation module M, does not sacrine time packets (e) on all input ports which are not in from class, or it does not stop simulating the firing of the module.

3.) For a test to succeed, no simulation module can receive any data packets between the time it receives its first test packet and the time it sends its last test packet.

If a simulation module did receive a data pecket during this time, it would send out at least one packet (test.-). Once a (test.-) packet has been sent, the test must fail, because any terminetable simulation module which receives a (test.-) must send out a (test.-) packet. If all modules are terminatable, T will receive at least one (test.-) packet, and the test will fail. If some simulation module is not terminatable, the test will fail in any case,

4.) If a test succeeds, no simulation module $H_i \in C_j$ will receive any data packets after it has received its last test packet.

This will be shown by contradiction. Suppose a test of a class succeeds, but one or more simulation modules receive data peckets after receiving their final test packets. Let M, be one of the first simulation modules for which this happens. That is, during the test, N, received all of its test packets and later receives a data packet p on some input port in but this had not happened to any simulation module in the class before this point. If i_k is not in from_class, then M, could not have sent any test peckets before receiving this data packet, because it cannot send any test packets before receiving a time packet (co) on ig. Thus if a data packet is received on an input port ig which is not in from class, after any test pecket has been received by M., either the simulation module would not be terminatable, or M, would send out a packet (test.-). In either case, the test would fail. Thus, in must be in from class, which, by assertion ic), implies that a test packet was received on input port i, before data packet p was received. By the first-in, first-out property of the communication links between simulation modules, some module E, must have sent data packet p to M, after it had sent a test pecket to M. This possibility can be eliminated by looking at two cases

Case 1. N, - T

The termination control module I did not send out any test packets unless it could not simulate any more firings without receiving more data packets. Thus, in order for I to send data packet p after sending test packets, it must receive at least one data packet p' after the test has been initiated. Suppose data packet p' was received before the test has been initiated. Thus the test must

The regular form the property of the property

and the property of the contract of the contra

offer the test has been characters. Then I must have received all of its test packets and later received data packet p', before it, bestved data packet p from I. This violates the assumption that the receipt of p by it, was the first case in which a straighted module in the class received a data packet after receiving all of its test packets.

- 1997 - 第三条 1984年 - 1997年 -

Case 2. N. A T

In order for H₂ to send a test peoplet (ellewest by desp species, p. to H₂, its must first receive a test peoplet, well until me more fishing on he signified, and send the test peoplet to H₂. Thus, it must meeting a rapid data peoplet, a notice, and send data receive data peoplet. P', simulate the fixing of the mobile, and send data received had peoplet. B in H₂. Thus, H₃ must have received data peoplet p' after it meeting the first loss peoplet, a poplet. Either this data peoplet was received before all test peoplets had been received by H₃ or it was received after this time. In the first case, H₃ must have received after the time. In the first case, H₄ must have required p' on some would fall in this case. In the sound open, H₄ must have happened before H₄ received data period p from H₄. This would which the assumption that the two-life of p by H₄ was the first case in which a significant module in the class received a data period after receiving all of the test periods.

Three, during a supposely test, those is no simpleston module. He which can be the first to require a feta grains office it has magnesical dust package.

randistration and the control of the

5.) If a test succeeds, then no simulation module in the class can ever simulate a firing without receiving more data packets, nor will it ever receive more data packets.

pecket, it could not simulate any more firings without receiving more data peckets. By assertion 3), the simulation module did not receive any data peckets between this time and the time at which it received its last test pecket. By assertion 4), the simulation module did not, not will it receive any data products after the last test pecket was received. Therefore, the test will succeed only if all simulation modules in the class are reely to be terminated.

This completes the proof that the addition of tegmination operations to the simulation modules cannot cause them to terminate too soon. Hence, none of the six requirements for the Correctness of Simulation Theorem of Appendix 1 can be violated. The correctness of the simulation will be maintained.

Proof of the Second Part

Proving the second part of the theorem requires showing that the termination operations for each connectivity dists will curie the simulation modules in the class to terminate, once the termination conditions for the class are satisfied. If a class C, consists of a single module M, which has no self-loop, then the correct coordination requirement will guarantee that time packets (∞) will be sent out once time packets with value ∞ have been received on all input parts, and no more firings of the matula can be simulated.

Thus, this class will terminate once the termination conditions are satisfied. For connectivity classes containing cycles, it must be shown that once the connectivity class reaches the conditions for termination, any previous test or reset will be completed, a new test of the class will be initiated, and this test will succeed. These requirements are stated in the following lemma:

Lemma 2.2. Eventual Termination

A.) Completion of a Test or Reset

Suppose the termination control module T for a class C_j sends a test (or reset) packet from each output port o_k in to_class. If every simulation module M_i in C_j is terminatable, meaning it eventually receives time packets (∞) on every input port i_k which is not in from_class, and it eventually stops simulating the firing of the module, then all simulation modules in the class will receive at least one test (or reset) packet, and T will eventually receive K test (or reset) packets, where

$$K = 1 + \sum_{i \in C_j} (|to_class_i| - 1).$$

B.) Eventual Success of Test

Suppose every simulation module M_i in C_j reaches a state in which time packets (∞) have been received on all input ports which are not in from_class_i, no firings can be simulated without receiving more data packets, and no more data packets will ever be received by M_i . Then T will send out test packets (test.+) from all output ports in to_class_T, and it will eventually receive K (test.+) packets in return without receiving any further data packets.

C.) Termination after Successful Test

If T sends out time packets (∞) on all of its output ports, then every simulation module M_i in the class will eventually receive time packets (∞) on all input ports and hence will terminate.

The following sequence of assertions proves each part of Lemma 2.2:

A.) Completion of a Test or Reset.

- 1.) If every simulation module in the class C, is terminateble, then
 - a.) Each simulation module H, will receive at least one test (or reset) packet.
 - b.) Exactly K test (or reget) peckets will, be created.

These assertions are identical to constitute 10 and 15) in the group of Lemma 2.1.

2.) If every simulation module in the class C, is terminatelie, T will receive K test (or reset) packets.

This follows from the way in which the signal output ports were chosen.

Every similarith module except for I has a single signal output port. I has no signal output port. These ports are chosen in such a way that if we look only at the simulation modules in the class and the channels connected to their output ports, there is a path from every simulation module, to I. Thus, the simulation modules and the channels connected to the signal output ports fulfill the mechanicy requirements for a directed tree [1], with each are pointing from a son to its father. That is

- 1. There is a unique root node (namely I) with no arcs, leaving from it;
- 2. Every other node (M, * T) has a single arc leaving from it (namely the change) connected to the since output morth and

Library for ISM State of

3. There is a path from every node to the root node.

One important property of trees is that they are acyclic, hence there is no path, M. ... M., which follows only signal output links. During the test (or reset)

operations, K test (as passed) packets will be special, and once all simulation modules have received at least one test (as read) packet, all test (or reset) packets will sent only from signal output ports. These packets will not be destroyed, nor can say terminately simulation module hold onto them interfinitely, hence the juckets can only be propagated toward the root node T. Therefore T will eventually receive all K test (or reset) packets, and the test (or reset) operations will be completed.

B.) Eventual Success of Test.

Suppose every simulation module H, in a class C, peaches a state in which time packets (∞) have been received on all input ports, which are not in from class, no firings can be simulated without receiving more data packets, and no more data packets will ever be received by H.

Company of the compan

1.) A new test of the citie will be initiated.

If the simulation modules reach the above-mentioned state, they are all terminatable. Hence, by part A) of the lemma, any previous test or reget operations will be completed. Furthermore, during the reset operations every simulation module will receive a reset packet. Hence, any new test will take place as if no previous tests had occurred. Purthermore, cance the reset operations are completed, a new test will be tableted.

TORRE STORE PORT OF TAKE FROM THE PROPERTY OF THE PORT OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE P

2.) The test will succeed.

As long as no simulation module receives a data packet between the time it

TO THE REPORT OF THE PARTY OF T

and the second of the second o

receives its first test packet and the time it receives its last test packet, it will send out (test.+) packets as long as it receives (test.+) packets. By our assumption, no simulation modules will receive data packets once the test has started. Therefore, since T starts the test by sending (test.+) packets, by part A) of the lemma, K (test.+) will be created, and T will eventually receive K (test.+) packets. Thus, the test will succeed once the termination conditions for the class are satisfied.

C.) Termination after a Successful Test.

Suppose the test of a class succeeds and T sends time packets (∞) from all output ports.

1.) Every simulation module M_{ℓ} in C_f will receive at least one time packet (∞) on some input port ℓ_k in from_class_{ℓ}.

This can be shown by induction on the length of the shortest path from T to M_{ℓ} . In fact, the proof is virtually identical to the proof of assertion 1a) in the proof of Lemma 2.1.

2.) Every simulation module $M_i \in C_j$ will receive time packets (∞) on every input port.

In order for the test to succeed, N_i must have received time packets (∞) on every input port which is not in from_class_i. Furthermore, by assertion 1) any module $N_i \in C_j$ connected to N_i must receive at least one time packet (∞) on some input port i_r \in from_class_i. Hence, it will send out time packets (∞)

on all output parts, lackables one to input port is of mobile it. Therefore, all simulation makeles in C, will resolve time pathots (as on all input parts quoe the tast has succeeded.

This completes the prior that the addition of the termination apprecians to the simulation modules will seem the simulation to termination conditions for the system are extincted.

and the second of the second

en en en en la companya de la compa En en en en la companya de la compa

androne in the second of t The second of the

To see the complete of the self-transplace of the complete problem of the complete c

- Propried Community Metal Community Community State (Community Community Community

general de la company de l La company de la company d

andre de la composition de la composit En la composition de la

CS-TR Scanning Project Document Control Form

Date	:	10	126	195
	-			

Each of the following should be identified by a checkmark: Originating Department:
Artificial Intellegence Laboratory (AI) Laboratory for Computer Science (LCS)
Document Type:
Technical Report (TR)
Document Information Number of pages: 120(126-1700) Not to include DOD forms, printer intstructions, etc original pages only.
Originals are: Intended to be printed as :
☐ Single-sided or ☐ Single-sided or
Double-sided Double-sided
Print type: Typewriter Offset Press Laser Print InkJet Printer Unknown Other: Check each if included with document:
☐ DOD Form ☐ Funding Agent Form ☐ Cover Page ☐ Spine ☐ Printers Notes ☐ Photo negatives ☐ Other: Page Data:
Blank Pages(by page number):
Photographs/Tonal Material (by page number):
Other (note description/page number): Description: Page Number: IMAGE MAR! (1-120) UNHED TITLE PAGE, 2-120 (121-126) SCANCENTROL, COVER SPINE, TRGTS(3)
Scanning Agent Signoff:
Date Received: 10/26/95 Date Scanned: 11/17/95 Date Returned: 11/22/95
Scanning Agent Signature: Michael W. Jooks Rev 9/94 DSA.CS Document Control Form catrform.vad

Scanning Agent Identification Target

Scanning of this document was supported in part by the Corporation for National Research Initiatives, using funds from the Advanced Research Projects Agency of the United states Government under Grant: MDA972-92-J1029.

The scanning agent for this project was the **Document Services** department of the **M.I.T Libraries.** Technical support for this project was also provided by the **M.I.T. Laboratory for Computer Sciences.**

